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Abstract 
Oxide/semiconductor interfaces are ubiquitous in modern electronics. If these 
interfaces are of poor quality (e.g., large amount of electronic traps) or possess traits that 
are undesirable (e.g. fixed charge in metal oxide semiconductor field effect transistors, 
MOSFETs), the device will not function properly or at all. Atomic layer deposition 
(ALD) has been shown to produce films with a wide variety of properties, due in part to 
the variability in processing parameters, such that thin films can be grown for a wide 
variety of applications. 
One such variance in process parameters is the chemistry utilized to grow ALD 
films. Typically, Al2O3 films are grown with trimethylaluminum (TMA) and water. Non-
hydrolytic ALD (NHALD) utilizes less oxidative precursors than water, which can affect 
the film and interface properties. I have shown that using isopropyl alcohol (IPA) instead 
of water as the oxygen precursor in the ALD growth of Al2O3 results in films with a 
larger fixed charge (NF), but also a higher concentration of carbon impurities that lead to 
a higher amount of electronic defects at the interface (Dit) and even in the oxide bulk. 
Preliminary work was done to make hybrid traditional/NHALD films by which the 
volume density of electronic traps can be measured and the overall film properties can be 
modified. 
Another parameter by which film properties can be modified is the deposition 
temperature during ALD. I have deposited films using temperatures ranging from 50°C to 
300°C on both hydrogen-terminated silicon and silicon containing a native oxide. Fixed 
charge and interface trap state density was measured on metal oxide capacitor (MOSCap) 
structures. We have shown that fixed charge magnitude is low at high deposition 
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temperatures and at 50°C, with a maximum at ~100°C. We have also shown that oxides 
deposited at 50°C contain a defect state that corresponds to silicon dangling bonds at the 
surface. The presence of dangling bonds implies that insufficient hydrogen is present to 
passivate them, and the low NF implies that less excess oxygen is present to contribute to 
NF. This is surprising as films deposited at low temperatures contain more –OH groups 
trapped in the film. However, Al2O3 deposited at lower temperatures is less dense and 
therefore allows more –OH groups to effuse from the film during annealing, thus 
explaining the apparent hydrogen and oxygen deficiency. 
In addition to MOSCap structures, I have also made and measured MOS diodes, 
which have the same structure as MOSCaps but contain an oxide layer that is less than 
2.5 nm, thus allowing direct tunneling of carriers between the metal and semiconductor. 
These structures are useful in low-resistance metal/semiconductor contacts and as 
rectifying junctions in metal-insulator-semiconductor photovoltaics (MISPVs). Using 
numerical simulations and analytical expressions, the Schottky barrier height (ϕB) of the 
MOS diodes should rely both on the fixed charge and oxide thickness. By making 
devices with high and low NF magnitudes (annealed and as-deposited, respectively) and 
with different oxide thicknesses, the ability of the fixed charge to modify the ϕB was 
shown to not exist. Our data instead imply that electronic dipoles at the Al2O3/SiO2 
interface control the barrier height. The barrier height trends are explained by dipoles that 
depend on the thickness and chemical character of the SiO2 interface layer. I have carried 
out some preliminary investigations of the Al2O3/SiO2 dipole for oxides using water, IPA, 
and O3 as oxygen precursors as well as just begin an experiment to measure the presence 
(or absence) of a dipole at the Al2O3/TiO2 interface. 
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1 Introduction 
1.1 Importance of oxide/semiconductor interfaces 
Oxide/semiconductor junctions are ubiquitous in modern electronic devices. 
Furthermore, the quality of these interfaces often dominate the device behavior. Because 
of the importance of these interfaces, there has been much research into the control of the 
characteristics therein. Following are three examples where different aspects of 
oxide/semiconductor interfaces determine whether or not a device will function and how 
well it functions. 
1.1.1 Interface quality of gate oxides for MOSFETs 
The quality of a metal-oxide-semiconductor field effect transistor (MOSFET) 
depends in part on the quality of the gate oxide. A schematic of a MOSFET is shown in 
Figure 1.1. There are a number of requirements that a gate oxide must fulfill in order to 
produce a properly working MOSFET.  
  
Figure	1.1:	Schematic	of	a	MOSFET,	where	the	gate	oxide	is	in	green	between	the	“Gate	Al”	and	“p-Si”.	
The gate oxide/semiconductor interface must have minimal electronic defects, 
particularly those that can be charged and discharge. During the switch from the on to the 
off state, the charging of these states will change the voltage required to switch states 
(called the threshold voltage), thereby lowering the reliability of the MOSFET.1 
Gate	Oxide	
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Additionally, fixed charge is undesirable in gate oxides as it shifts the threshold 
voltage, producing either subthreshold currents or increasing the bias required to produce 
the on-state in the channel region.1,2 Fixed charge becomes a more important concern as 
channel lengths are decreased since the source and drain are closer to each other and will 
result in higher subthreshold currents. 
Finally, the gate oxide must have a high capacitance.1 This can be achieved by a 
high oxide relative permittivity and/or a thin physical thickness. Having a higher 
capacitance means that a thicker oxide can be grown while still having the same 
switching properties and reducing leakage currents between the gate and substrate. This 
requirement is particularly important in the reduction of size of MOSFETs to shorter and 
shorter channel lengths. Channel lengths below ~90 nm require gate oxides with a 
maximum thickness of 1.2 nm.3 When this technology was being developed, thermally 
grown silicon oxide was used as a gate oxide material. Ultra thin silicon oxides, however, 
allow large leakage currents to flow across the gate oxide, which causes excess heat 
dissipation, contributing to devices with lower reliability.3 Thus, high-κ oxides (such as 
HfO2) began to be used. 
1.1.2 Surface passivation of solar cells 
With the use of solar energy becoming ever more prolific, the photovoltaic (PV) 
research is continuing to produce more efficient devices. One of the primary factors that 
affects the efficiency of modern solar cells is the lifetime of photo-generated charge 
carriers.4,5 In order for solar cells to function, electrons and holes generated by photons 
must be collected by opposite contacts.6,7 If the charge carriers recombine before being 
collected at the contacts, then the total photocurrent is reduced and the efficiency of the 
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solar cell is reduced. Thus, reducing the probability of carrier recombination is of vital 
importance for the efficacy of the solar cell.4 
In order to prevent carrier recombination at the surface, modern photovoltaics 
utilize a passivation layer on the semiconductor surface, which reduces the number of 
recombination sites and prevents one type of charge carrier from reaching any that 
remain.8 The reduction of the number (sites per area) of recombination sites is called 
“chemical passivation”, which involves bonding an oxygen or hydrogen to the dangling 
bonds at the silicon surface.8 The prevention of charge carriers from reaching a surface 
defect is called “field-effect passivation” and is achieved by leveraging an electrostatic 
charge built into the passivating layer near the semiconductor surface to repel charge 
carriers away.8 
1.1.3 Barrier height control for metal-insulator-semiconductor PVs 
The tunable properties of ALD oxides have the potential to make metal-insulator-
semiconductor (MIS) PVs competitive with modern PVs. MISPVs (Figure 1.2) rely on a 
high amount of band-bending in a uniformly doped semiconductor to create the 
asymmetry that produces a photovoltage.9,10 Structurally, MISPVs consist of a metal 
contact on an ultra-thin insulator coating on a semiconductor. In contrast, traditional solar 
cells have a doped region near the surface that produces a p-n junction. A metal with a 
large difference in work function relative to the semiconductor must be used to produce 
band bending in the semiconductor. This band bending acts to create asymmetry in the 
device and separate photogenerated charge carriers, thereby producing a photovoltage. 
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Figure	1.2:	Cross-sectional	schematic	of	a	MIS	solar	cell.	Of	particular	importance	to	the	efficiency	of	the	
device	is	the	Schottky	barrier	height	(ϕB),	which	is	related	to	the	band-bending	(qVBi).	
These solar cells were first studied by Green, King, and Shewchun in 19749,10. 
The early work in MISPVs utilized SiO2 on Si as the insulator and semiconductor, 
respectively. The SiO2 was grown thermally at relatively low temperatures in an 
oxidizing atmosphere. Studies showed the potential for efficiencies on par with more 
traditional pn-junction based devices,11 but thermally grown SiO2 oxides that are highly 
uniform and less than 2 nm thick are difficult to produce consistently.  
There are two major requirements that the insulator must meet: it must produce a 
low tunnel barrier to minority carriers12, and it must electrically decouple the Fermi level 
between the metal and semiconductor13. The presence of a low tunnel barrier to minority 
carriers is important in order for the MISPV to produce a high photocurrent.12 This can be 
controlled by insulator thickness (thicker insulator produces a larger tunnel barrier) and 
minority carrier band offset (larger band offset produces a larger tunnel barrier). A low 
tunnel barrier is desirable for reducing resistive losses in the PV, leading to larger cell 
efficiencies.12  
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In addition to the thickness of the insulator layer, the PV efficiency is determined 
by the amount of band bending in the silicon at the surface, which is in turn determined 
by the metal contact and the characteristics of the semiconductor surface prior to metal 
deposition. In theory, the barrier height is controlled by the metal-semiconductor work 
function difference, a principle known as the Mott-Schottky rule. The Mott-Schottky rule 
is based on the definition of the Fermi level, which is the energy level at which there is a 
50% chance of being occupied by an electron. Thus, the metal work function 
(synonymous with the Fermi level) and Fermi level in the semiconductor should align 
when the two are brought into contact. However, when deposited directly on silicon, 
metal contacts pin the Fermi level at the silicon surface to roughly the middle of the band 
gap in an effect called “Fermi-level pinning”.13 This phenomenon is due to defects at the 
silicon surface interacting electronically with charge carriers in the metal. Thus, both high 
and low work function metals produce a moderate barrier height when in contact with 
either p- or n-type silicon. The presence of an ultra-thin insulator has been shown to 
reduce the Fermi-level pinning by spatially separating surface defects from the metal or 
by greatly reducing the density of surface defects. Effectively, this allows ϕB to be more 
sensitive to the work function of the metal.13,14 Figure 1.3 shows simulated MISPV 
efficiency for devices with “perfect” insulators (i.e., zero barrier to minority carrier 
tunneling, large barrier to majority carrier tunneling) and with “real” insulators (i.e., finite 
tunnel barriers to majority and minority charge carriers). The simulation shows that even 
a non-ideal insulating layer can produce the maximum possible solar cell efficiency as 
long as the semiconductor contains a large amount of band bending (i.e., large Schottky 
barrier height). Thus, the maximizing of band bending in the semiconductor via the 
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control of electrostatic characteristics of the insulator may pave a pathway for highly 
efficient and easy to process MISPVs. 
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Figure	1.3:	(a)	Simulated	(Synopsys	Sentaurus)	efficiency	versus	built	in	voltage	for	a	MOS	Schottky	diode	
with	(b)	no	tunnel	barrier	to	minority	carriers	but	a	large	barrier	to	majority	carriers	(Minority	Selective),	
and	(c)	a	device	with	realistic	tunnel	barriers	to	both	majority	and	minority	carriers	(Tunnel).	Even	with	the	
non-idealities	of	a	realistic	device,	the	maximum	efficiency	can	be	achieved	with	a	large	enough	band-
bending.	
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1.2 Atomic Layer Deposition for making well-controlled oxide/semiconductor 
interfaces 
1.2.1 ALD Fundamentals 
The focus of the work described in this thesis is on developing and understanding 
the atomic layer deposition film growth technique, in particular its influence on 
dielectric-semiconductor interfaces and has important relevance to the devices discussed 
above.  Atomic layer deposition (ALD) is a thin film deposition process by which films 
are grown one atomic layer at a time, giving it a greater control over film thickness than 
other chemical vapor deposition (CVD) processes.15 Unlike a physical vapor deposition 
(PVD) process, the growth relies on the sequential chemical reactions of precursors with 
the growth surface. The chemical precursors that react with the surface to produce the 
film must have a high vapor pressure or must be heated to produce a high vapor pressure. 
A precursor is held in a cylinder which is connected to a gas line via a pneumatic valve. 
Growth begins when one precursor is pulsed by briefly opening the pneumatic valve and 
allowing precursor vapor to escape into a stream of inert gas, which is continuously 
flowing through the reaction chamber. The precursor then reacts with the surface of the 
substrate. Since this process does not rely on line-of-sight deposition, like high-vacuum 
processes, ALD has the benefit of being able to grow very uniform films on high aspect 
ratio surfaces. When the precursor has reacted with all available surface sites, the reaction 
stops since the vapor does not react with its own surface termination. Any excess 
precursor is then flushed out of the chamber by the inert gas flow. A second precursor is 
then pulsed into the inert gas flow, which then reacts only with the surface left by the first 
precursor. By repeating the process of pulsing precursors into the reaction chamber, a 
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film is grown with atomic-scale resolution. A schematic of the growth of Al2O3 using 
trimethylaluminum (TMA) and water is shown in Figure 1.4. 
 
Figure	1.4:	The	growth	of	Al2O3	using	TMA	and	H2O.	The	initial	growth	surface	is	hydroxyl	terminated	(A)	
which	reacts	with	the	TMA	when	it	is	pulsed	into	the	growth	chamber	(B).	After	the	excess	TMA	is	purged	
out	of	the	chamber	(C),	water	is	pulsed	in	and	reacts	with	the	terminal	methyl	groups	(D),	which	restores	
the	hydroxyl	termination	and	allows	the	process	to	be	repeated.	
There are a number of key factors that influence the growth of a film in ALD.15 
Precursors must have a high enough vapor pressure if in the solid or liquid phase. 
Sufficient vapor pressure may be achieved if the precursor is heated, though care must be 
taken to ensure that the precursor is not heated to the point at which it decomposes. The 
reaction temperature is also required to be in the “ALD window”: a temperature range at 
which controlled, self-limiting growth is possible (Figure 1.5).15 Temperatures lower than 
the ALD window may display a low deposition rate because there is insufficient energy 
to carry out a reaction, or growth rates may be very high because one precursor is 
condensing onto the surface and much more than a monolayer reacts with the subsequent 
precursor as depicted in the left hand side of Figure 5. Similarly, temperatures above the 
ALD window may cause the precursors to decompose and deposit (i.e., CVD) on the 
12	
	
surface, resulting in films with undesired chemistries or morphologies. High temperatures 
may also cause spontaneous desorption, resulting in low deposition rates. 
 
Figure	1.5:	Visual	representation	of	the	"ALD	Window"	and	the	reasons	for	non-ideal	growth	per	cycle	at	
temperatures	outside	of	it.15	
The ALD process may also have additional effects on the substrate during growth. 
For example, the growth of Al2O3 by TMA and water on silicon tends to result in the 
growth of SiO2 at the silicon surface due to the presence of an oxidant (water vapor) at 
elevated temperatures.16 This growth can be controlled by modifying the starting surface, 
using a very low deposition temperature, or using a different oxygen precursor. A thick 
silicon oxide starting surface will prevent any additional SiO2 growth since the H2O will 
not be able to diffuse to the silicon surface. Frank et al. have shown that Al2O3 films 
deposited at 50°C do not react with the surface of hydrogen-terminated silicon, but rather 
rest on the surface.17 Subsequent heating of the oxide to 300°C does however produce a 
thin SiO2 layer. Another growth technique that prevents the growth of SiO2 at the silicon 
surface during growth is by using an oxygen precursor that is less oxidative than water. 
Studies have shown that ALD using TMA + isopropanol, TMA + aluminum 
triisopropoxide, or AlCl3 + aluminum triisopropoxide produce sharp Al2O3/Si 
interfaces.16,18,19 
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1.2.2 Importance of the use of ALD in my research 
While there are a number of ways that Al2O3 can be deposited on Si, there are two 
main reasons why it is necessary to use ALD for my research. First, Al2O3 films grown 
with many different processes exhibit a fixed charge that is tunable with post-deposition 
annealing.20,21 the ALD process affords many different tunable processing parameters 
that have been shown to affect the fixed charge in Al2O3 films.20,22–24 The charge 
contained in these films (discussed in detail in the next section) is nearly zero in the as-
deposited state and becomes large and negative when subject to annealing (between -
5×1012 q/cm2 and -1×1013 q/cm2).21,24 The control of the fixed charge is analyzed in my 
work either as a figure of merit in itself (i.e. how certain processing steps affect the fixed 
charge, Chapters 3 & 4) or as a variable by which we try to modify other properties (i.e. 
how a known change in fixed charge affects other figures of merit, Chapter 5). 
The other important quality of the ALD process for this work is the precise 
thickness control. The measurement of Schottky barrier height in MOS diodes requires a 
low series resistance to accurately measure barrier height. Any oxide thicker than 
approximately 2.5 nm will be thick enough to preclude significant direct tunneling, 
meaning that both current-voltage and Mott-Schottky analysis will be invalid. Thus, the 
ability to precisely grow films with single-Ångstrom precision is imperative.  
1.3 Observation of fixed charge and dipole 
Fixed charges and dipoles are the two major electrostatic effects that my research 
has focused on. Their description, evidence of their presence, theory of what causes them, 
and factors that modify their magnitude are laid out in this section. 
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1.3.1 Fixed charge 
The fixed charge (NF) in aluminum oxide was first shown by Aboaf et al. in 
1973.25 It has been the subject of much research since that time. Many groups have 
measured this fixed charge in alumina layers grown with different methods and have 
shown how numerous factors (before, during, and after deposition) affect the charge 
magnitude.2,20,22,26–30  
1.3.1.1 Evidence of fixed charge existing as a sheet in Al2O3 surface 
The first study in which the fixed negative charge was conclusively shown in 
Al2O3 showed the flat-band voltage (Vfb) of numerous MOS capacitors varied linearly 
with different thicknesses of Al2O3 on SiO2.25 Because of the linearity of the Vfb vs. Al2O3 
thickness plot, there was shown to be no “bulk” charge, but rather a 2-dimensional sheet 
of charge on the order of -2×1011 to -5×1011 q/cm2.25 This linear relationship has been 
shown many times in literature.30–33 When Al2O3 is grown on silicon or silicon oxide, the 
slope of the line corresponds to a negative fixed charge, while Al2O3 grown on GaAs has 
been shown to contain a positive fixed charge.2,30–33 The fixed charge has also been 
measured by non-contact techniques such as second harmonic generation (SHG)27,34,35 
and corona charging.28 
1.3.1.2 Origin of Fixed Charge at Alumina/Silicon Interfaces 
One of the leading theories of the origin of the fixed charge in Al2O3/Si interfaces 
comes from the bonding coordination of Al. In Al2O3, aluminum atoms that are situated 
away from an interface are octahedrally coordinated. Alumina that is grown on 
crystalline silicon (or with a very thin SiOx layer) is influenced by the tetrahedral bonding 
of the silicon atoms, leading to aluminum atoms that are tetrahedrally coordinated near 
the surface. These tetraherally coordinated aluminum atoms are believed to contain a 
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negative charge, though the exact mechanism has not been conclusively proven. Electron 
energy loss spectrometry (EELS) has been used to show evidence for a shift in 
coordination in ALD deposited alumina.36 The EELS spectra show two peaks in intensity 
in the Al2O3 that are characteristic of a tetrahedral and an octahedral bonding 
coordination. Near the Si surface, the tetrahedral energy level dominates, but the 
octahedral energy level dominates in the bulk. Simon et al. have shown that thin layers of 
a material (such as HfOx) deposited between the silicon and alumina effectively quench  
the fixed charge, possibly due to the disruption of the influence the silicon has on the 
bonding of Al atoms in Al2O3.29,30 It is also worth noting that subsequent experiments of 
SiO2 grown on the “quenching” layer do not reestablish the fixed charge in Al2O3 layers, 
thus showing that the proximity of the crystalline silicon to the Al2O3 plays an important 
role in the formation of the fixed charge.  
Another theory of the fixed charge formation mechanism is that charge is injected 
into intrinsic defects at the Al2O3/Si interface. These defects are expected to be aluminum 
vacancies (VAl) or oxygen interstitials (Oi), both of which are stable when filled with an 
electron and thus negatively charged.8,34,37 This trap state is situated below the valence 
band of silicon in energy, and thus will not be charged or discharged during biasing, but 
will remain “fixed”. Any silicon oxide that spatially separates the silicon from alumina 
acts as a barrier to charge injection. Thus, fewer electrons will be able to fill the defects 
when a thicker silicon oxide is grown, resulting in a smaller fixed charge magnitude. 
Dingemans et al., Simon et al., and Jordan et al. have shown the reduction of negative 
fixed charge magnitude at the Al2O3/SiO2 interface with increasing (ALD-grown) 
SiO2.29,30,34,38 They also showed that Al2O3/SiO2 stacks that contain SiO2 layers thicker 
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than ~10 nm display a positive fixed charge, which is consistent with what has been 
shown for thick ALD-grown SiO2 layers.30 
It is possible that the tetrahedral bonding coordination of the Al atoms near the Si 
interface in Al2O3 could produce the observed VAl or Oi defects. Thus, reduction of 
tetrahedral bonding of Al caused by the removal of the Al2O3 interface from the 
crystalline silicon surface would reduce the number of defects which contribute to the 
fixed charge. This would also imply that the reduction of fixed charge with increasing 
SiO2 thickness described in Error! Reference source not found. is not caused by an 
increase in the distance required for charge injection from Si to alumina, but rather would 
be caused by a decrease in the number of defect states. 
1.3.1.3 Factors that affect the fixed charge magnitude 
1.3.1.3.1 Si starting surface 
The surface of the silicon before ALD has been shown to affect the fixed charge 
magnitude. A study compared the fixed charge of ALD-grown Al2O3 on silicon with a 
variety of pre-deposition treatments of the silicon surface: native oxide (no treatment), 
hydrogen-terminated, chemical oxides (grown using a Piranha (solution of H2SO4 and 
H2O2), RCA (a 6:1:1 solution of H2O:H2O2:HCl heated to 70°C), or nitric acid cleaning), 
thin thermally-grown SiO2, and thick thermally-grown and thinned SiO2.39 The thermally 
oxidized samples were found to have smallest magnitude of fixed charges, native oxide 
and hydrogen-terminated had moderate fixed charges, and the chemical oxides had the 
highest fixed charge densities. Peng et al. have deposited surface-assembled monolayers 
consisting of an alkane chain with a carboxylic acid terminal group on hydrogen-
terminated (111) silicon and grew ALD Al2O3 on the carboxylic acid groups.40 These 
devices contained a negligible fixed charge due to the fact that they were not annealed. 
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The organic layer also acted as a spacer between the Al2O3 and silicon, thus reducing 
fixed charge. 
1.3.1.3.2 Deposition Temperature 
Multiple groups have shown the effect of ALD deposition temperature on the 
fixed charge density.20,41 Over the ranges shown, lower deposition temperatures have 
resulted in higher fixed charge magnitudes for similar post-deposition treatments. It is 
worth noting, however, that each study that has measured this dependence has also only 
observed a limited range (all of which were equal to or greater than 100°C), and a limited 
number of temperatures (three temperatures per study). In Chapter 4 we address this gap 
in the knowledge of how the ALD conditions influence fixed charge by exploring a wide 
range of deposition temperatures and study the fixed charge density formed after 
annealing as well as interface trap densities and surface passivation properties for each 
deposition temperature.  
1.3.1.3.3 Post-deposition annealing 
Post-deposition annealing has been shown to have an activation energy-like 
behavior on producing fixed charges in the Al2O3/Si system. In the as-deposited state, 
fixed charge magnitude is low (~1×1012 q/cm2) and can contain a positive or negative 
fixed charge.20–22 Kühnhold-Pospischil et al. have shown that annealing temperatures up 
to 500°C will all produce the same maximum fixed charge (around  -5×1012 q/cm2) for 
otherwise identically produced devices.21 The maximum fixed charge will be achieved 
for shorter annealing times at higher temperatures. As annealing temperature is reduced, 
the time required to produce the maximum fixed charge is greatly increased. At annealing 
temperatures above 500°C, fixed charge decreases likely due to the effusion of water, as 
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the source of excess oxygen to generate the Oi defects which produce fixed charge leave 
the film.42  
1.3.1.3.4 Alumina layer thickness 
One factor that has been shown to not affect the magnitude of the fixed charge is 
the physical thickness of the Al2O3 due to the fixed charge residing within the first 
nanometer of Al2O3. This lack of influence of the alumina layer thickness has been 
shown with multiple methods: Werner et al. have measured the fixed charge in Al2O3 for 
oxides down to 1 nm using corona charging measurements, Terlinden et al. have 
measured Al2O3 oxides down to 1 nm using second harmonic generation, Ju et al. have 
shown by in situ trans-conductance measurements that even the first ALD TMA pulse 
imparts an effective negative charge to the surface, and Jordan et al. show that one single 
ALD Al2O3 cycle inserted at the silicon interface between Si and SiO2 gives a fixed 
charge that is almost -3×1012 q/cm2.28,35,38,43 The previously discussed linear change in Vfb 
with Al2O3 thickness also shows that there is no bulk charge, meaning that the full 
amount of charge resides at the SiOx/Al2O3 interface.25,30–32 
1.3.2 Electronic dipoles 
1.3.2.1 Evidence for the existence of electronic dipoles 
Electronic dipoles have been shown to exist at the interface between two oxides 
and increase or decrease the band offsets of the two oxides. Most dipole studies show a 
Vfb shift in MOSCaps with different metal contacts. MOSCaps are made of pure SiO2 and 
of high-k/SiO2 stacks with different metal contacts.44 For each metal, the effective metal 
work function shifts by the same amount from the SiO2 to bilayer configurations. The 
shift in effective work function is equal to the magnitude of the dipole. It is worth noting 
that this dipole has only been observed at the interface between SiO2 and high-κ oxides. 
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1.3.2.2 Dipole origin  
There are two theories that are primarily invoked to explain the observed 
electronic dipoles: the oxygen areal density difference between the two oxides and the 
electronegativity difference between the cations of the two oxides. 
The most commonly cited origin of electronic dipoles is due to the difference in 
oxygen areal density (number of oxygen ions per unit area) between the high-κ and 
silicon oxide.45 The theory states that at the high-κ/SiO2 interface, the different densities 
of oxygen ions will cause a slight migration in oxygen ions. The shift of the negatively 
charged oxygen ions creates the negative end of the dipole in the oxide with the initially 
lower oxygen areal density and the positive end of the dipole in the oxide with the 
initially higher oxygen areal density. Kita and Toriumi showed that the change in flat-
band voltage for MOSCaps with different high-κ oxides follows the trend of oxygen areal 
density in the oxides and is in the expected direction (Figure 1.6).45 
 
Figure	1.6:	Schematic	showing	the	(a)	different	oxygen	areal	densities	between	a	high-κ	oxide	and	SiO2,	(b)	
the	migration	of	oxygen	ions	when	the	two	oxides	are	in	contact,	and	(c)	the	resulting	dipole.45	
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The other main explanation of the origin of dipoles at the high-κ/SiO2 interface is 
the difference in electronegativity and relative permittivity difference between silicon and 
the cation in the high-κ oxide.46 The theory as put forth by Lin and Robertson relies on 
the individual dipoles at each oxygen-cation bond, which individually depend on the 
electronegativity of the cation. In the bulk of the high-κ oxide, these dipoles produced at 
each oxygen-cation bond will point in all directions and cancel out. At the high-κ/SiO2 
interface, however, the randomly oriented dipoles in the high-κ oxide and SiO2 do not 
cancel each other out, resulting in a net dipole. The difference in individual bond “dipole” 
strengths, caused by a difference in electronegativity, gives rise to a mismatch in net 
dipole at the interface, where oxygen ions are bonded to one Si ion and one cation from 
the high-κ oxide. They have further shown that substitutional cations directly at the 
interface will modify the strength of the dipole based on the electronegativity of the 
dopant atom.46 The dipole is then dependent on the difference of dipole magnitude 
between the dopant oxide and silicon oxide as the dipoles formed between dopant and 
high-κ oxides are shielded by the higher permittivity of the high-κ oxides. This behavior 
has been shown with density functional theory (DFT) calculations on pure crystalline 
materials with atomically sharp interfaces. 
1.3.2.3 Factors that affect the dipole magnitude 
Multiple studies have shown high-κ oxides thicker than 1 nm do not affect the 
dipole.44,47,48 In these studies, MOSCaps with high- κ/SiO2 stacks are grown with high-κ 
layers varying from 0 nm to 2 nm. For high-κ oxides varying from 0 to about 1 nm, the 
Vfb shows a monotonic change with high-κ thickness, representing the formation of the 
dipole at the high- κ/SiO2 interface. Further increasing the thickness of the high-κ oxide 
does not modify the Vfb. These results show that the dipole requires the constituent oxides 
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to be of at least some thickness to achieve their maximum magnitude. Hibino et al. have 
shown the same relation for SiO2 thickness, though the critical thickness was closer to 3.5 
nm.48 
The temperature of a post-deposition forming gas anneal has been shown by 
Kamimuta et al. to affect the dipole magnitude for Al2O3, La2O3, and HfO2-based 
MOSCaps.44 The proposed mechanism of the dipole shift is the creation of oxygen 
vacancies due to the reducing atmosphere in of the forming gas, though this observation 
is in addition to the “intrinsic dipole” described in section 1.3.2.2. 
The replacement of cations in the high-κ oxide by some other element has also 
been shown to change the dipole magnitude. Yamamoto et al. have shown that replacing 
20-40% of Hf ions in HfO2 with La results in a monotonic change in Vfb.49 This change 
was shown to be identical on metal/HfXLaYOZ/SiO2/Si MOSCaps with SiO2 thicknesses 
of 1 nm and 10 nm as well as with Al and Au metal contacts. Since the Vfb shift was 
identical for metals with different work functions, the change in Vfb is attributed solely to 
the dipole at the high-κ/SiO2 interface. The change in dipole was attributed to a change in 
density of La-O-Si groups at the interface, which act as small individual dipoles. This 
implies that for any high-κ oxide, a change in the number of metal-O-Si bonds (whether 
through impurities, differences in density, differences in stoichiometry, vacancies, or 
interstitials) will result in a different dipole magnitude. 
1.4 Statement of Purpose 
This dissertation focuses on the various “knobs” available in the ALD process to 
modify the electronic properties of the films grown, such as ALD deposition chemistry, 
deposition temperature, number of ALD cycles, and post deposition annealing. These 
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knobs have allowed us to exert a measure of control on the fixed charge present in 
capacitive structures and gain insight into the mechanisms controlling the barrier height 
of MOS diode structures. 
Chapter 3 details the measurement of electronic properties of aluminum oxide 
grown with isopropyl alcohol as the oxygen precursor instead of water. Though films 
grown with isopropyl alcohol resulted in a higher fixed charge, they also contained many 
electronic defects at the interface and within the oxide. Chapter 4 details the effect of 
ALD deposition temperature on the fixed charge and interface trap state density and gives 
some additional insight on the origin of the fixed charge in ALD deposited Al2O3. I have 
shown that Al2O3 films deposited at 50°C display a drastic decrease in fixed charge from 
films grown at higher temperatures and contain unpassivated trap states consistent with 
silicon dangling bonds. Chapter 5 shows the importance of the thickness and post-
deposition annealing treatment of MOS diodes. This work includes the surprising result 
that the fixed charge that has been shown to be present in ultrathin oxides does not 
modify the Schottky barrier height of MOS diodes. Instead, electronic dipoles that are 
sensitive to the annealing condition control the magnitude of the barrier height. Chapter 6 
is a discussion of some collected data that paves the way for future work in high-κ 
bilayers, mixed traditional/NHALD oxides, and deposition chemistry of MOS diode 
insulators. 
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2 Experimental 
This chapter describes the theory and practice that I used to fabricate and measure 
my devices. Broadly, the studies involved etching/cleaning silicon, depositing and 
modifying thin oxide films, and measuring their physical, chemical, and electronic 
properties. This work gives insight into the methods by which we can modify the 
properties of oxide/semiconductor interfaces. 
2.1 Silicon Cleaning 
Before any device fabrication steps, the silicon was cleaned to remove organic 
and metallic contaminants and (in some cases) native or chemically grown silicon oxide. 
The major steps in silicon cleaning employed in my research are removing larger 
contaminants by sonicating in isopropanol (IPA), removing organic and metal 
contaminants with the Radio Corporation of America (RCA) standard clean process, and 
etching the native oxide with hydrofluoric acid (HF). 
After cleaving the silicon, some dust from the silicon cleaving step and ambient 
dust is present on the silicon surface. In order to remove dust, each piece of silicon is 
placed into a glass test tube with enough IPA to completely cover the silicon. All the test 
tubes are then placed in a sonication bath for five minutes, followed by a wash in 18.2 
MΩ water. 
Next, the RCA process is used to clean organic and metallic contaminants from 
the silicon with a two-step process.50 The first step is submerging for 10 minutes in a 
1:1:5 ratio of NH4OH:H2O2:H2O, followed by rinsing in 18.2 MΩ water. This basic 
solution is effective at removing organic contaminants.50 The second step is submerging 
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for 10 minutes in a 1:1:6 ratio of HCl:H2O2:H2O, followed by another rinse in deionized 
water. This acidic solution removes metallic contaminants. Both solutions are heated to 
70°C. 
Finally, the chemically grown silicon oxide layer that is present after the RCA 
process is etched in a 5% solution of HF. The silicon is submerged in the HF solution for 
30 seconds, resulting in a hydrogen-terminated surface. The H-termination is not stable 
and will spontaneously form hydroxyl groups at the surface in the presence of 
atmospheric oxygen and water. In order to minimize any native oxide formation, any 
steps following the HF etch were carried out immediately afterward. In some cases, the 
chemically grown and native oxides are left on the wafer and the HF-etching step is 
omitted. 
2.2 Atomic Layer Deposition 
All of my research revolves around the deposition of thin oxide layers on silicon 
via atomic layer deposition (ALD, described in detail in Chapter 1). Our ALD system is a 
Cambridge Nanotech Savannah-100, equipped with an Adixen Pascal 2021C2 pump 
(Figure 2.1). The chemicals used are shown in Table . 
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Figure	2.1:	Savannah	S-100	ALD	used	in	my	research	
Table	2.1:	Chemicals	used	in	ALD	
Chemical Source Quality 
TMA Strem Chemicals 99.999% 
H2O Desktop MiliQ 18 MΩ 
IPA Sigma Aldrich 99.7% 
O3 A2Z Ozone Inc. ~3% 
 
The growth of Al2O3 via TMA + H2O is carried out at temperatures ranging from 
50°C-300° k. Our pulse times are the length of time the ALD valve is open allowing the 
precursor to be introduced into the deposition chamber using only the vapor pressure (no 
bubblers) of the precursor.  The pulse times for TMA and H2O are 25 msec and 80 msec, 
respectively, which have been found to give linear growth of 0.9-1.0 Å/cycle at 150°C. 
The purge times vary depending on the deposition temperature. For temperatures above 
100°C, 8 sec is enough to flush excess TMA or H2O out of the chamber and ensure no 
CVD-like growth. Temperatures 100°C or below require longer purge times since 
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precursors (particularly water) will adsorb onto the sidewalls of the chamber and the 
substrate. Table 2.2 shows the purge times used for my ALD processes. 
Table	2.2:	Purge	times	used	for	TMA	and	H2O	precursors	during	ALD	processes.	
Deposition Temperature TMA Purge Time H2O Purge Time 
50°C 30 sec 60 sec 
80°C 20 sec 40 sec 
100°C  15 sec 30 sec 
120°C and above 8 sec 8 sec 
 
Non-hydrolytic ALD (NHALD) has been used to grow films without the use of 
water. NHALD uses oxygen precursors that are not as oxidatively strong as H2O, O3, or 
O2 plasma, and thus minimize the amount of SiOx grown at the silicon interface during 
growth.18,19 I have used isopropyl alcohol (IPA) + TMA to grow Al2O3, but the films 
would not grow at temperatures less than 300°C, possibly indicating that more energy is 
required for IPA and TMA to react. Additionally, films grown with NHALD will only 
grow using exposure mode, which is when the carrier gas (with precursor) is prevented 
from flowing out of the reaction chamber. By holding the precursor in the chamber, the 
dose is higher by giving the reaction more time to complete. Even with a high growth 
temperature and exposure mode, the TMA + IPA process only results in approximately 
0.5 Å/cycle.  
Finally, I have grown Al2O3 films using TMA + O3. Using O3 as a precursor is 
inherently different than using a liquid or solid precursor in that there is no cylinder of 
precursor attached to the ALD, but rather the O3 is being generated and pumped into the 
ALD during a pulse. Pulse times are long (approximately 15 sec) for the O3 due to the 20 
µm diameter orifice that is put on at the connection between the O3 generator and the 
27	
	
ALD. The orifice restricts flow of O3 into the ALD and thus prevents the chamber from 
venting during the long pulse. 
2.3 Metal Deposition 
There are three major deposition techniques that I have used to deposit metal thin 
films: sputtering, electron beam evaporation, and thermal evaporation. Of these, only 
thermal evaporation has resulted in high quality devices. 
2.3.1 Sputtering 
The sputtering process takes place with the substrate and a metal target in a 
vacuum chamber into which argon is flowing. A voltage is applied between the target 
metal and the substrate, ionizing the gas and causing the positively charged gas particles 
to crash into the metal source and eject metal ions, which then are deposited onto the 
substrate.1 This process involves highly charged particles incident on the substrate and 
the system available at Lehigh was found to produce devices with excessive electronic 
traps.  
2.3.2 Electron beam evaporation 
Electron beam evaporation uses a crucible of metal pellets that are bombarded 
with an electron beam, which melts and evaporates the metal. The bombardment of the 
metal precursor with high energy electrons gives off high-energy photons that introduce 
defects in the oxide layers and at interfaces.1,51,52  
2.3.3 Thermal Evaporation 
A much gentler deposition method is thermal evaporation. This method involves 
running a current through a wire basket that is made of a refractory metal like tungsten in 
which the evaporation metal is placed.1 The resistance in the wire causes ohmic heating, 
28	
	
which eventually melts and evaporates the metal. Evaporated metal atoms leave the melt 
and are deposited on the substrate. All of the metal thin films in my work were deposited 
with thermal evaporation (Figure 2.2). Growth rate and final film thickness are measured 
using a quartz-crystal microbalance (QCM). 
 
Figure	2.2:	Thermal	evaporator	used	to	deposit	thin	metal	films	used	as	electronic	contacts.	
2.4 Film Characterization 
In order to determine the factors that affect the electronic properties of 
oxide/semiconductor interfaces, the physical and chemical characteristics of the films 
were investigated. The primary techniques use for film characterization in my work are 
spectroscopic ellipsometry (film thickness) and x-ray photoelectron spectroscopy (film 
chemistry). 
2.4.1 Spectroscopic Ellipsometry 
Spectroscopic Ellipsometry (SE) quantifies the thickness, refractive index, and 
absorption coefficient of thin films. It is a non-contact, non-destructive technique by 
which the thickness and optical constants of thin film can be measured. We utilize a J. A. 
Woolam VASE system to make measurements at incident angles between 60° and 70°. 
Measurements were made over a wavelength range of 350-800 nm with 1.5 nm steps for 
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films with expected thickness of less than 5 nm and 10 nm steps for thicker films. The 
raw data is fit to a Cauchy model using the CompleateEASE program, also by Woolam: 
  𝑛 𝜆 = 𝐴 + !!! + !!!  (2.1) 
where n is the refractive index, λ is the wavelength, and A, B, and C are constants 
that are dependent on material. 
2.4.2 X-Ray Photoelectron Spectroscopy 
The chemical composition of the films, and in some cases interfaces, is measured 
with X-Ray Photoelectron Spectroscopy (XPS). XPS is a surface-sensitive technique that 
measures the chemical state of atoms in the top 3-10 nm of material. Samples are loaded 
into a chamber and pumped down to ultra-high vacuum. The samples are then bombarded 
with x-rays of a known energy (Al Kα radiation, 1486.6 eV), which eject electrons with 
an energy equal to the difference between the x-rays and the binding energy of the state 
of the electron. By analyzing the kinetic energy of the ejected electrons, the chemical 
information (element, local bonding, oxidation state) is ascertained. This information is 
used to determine the bonding structures of elements in the sample. CasaXPS software is 
used to analyze the data. In addition to film chemistry, the band offsets between silicon 
and a high-k oxide can be measured based on the binding energy shifts of core levels of 
the substrate and oxide when more than one material is present.53 Finally, XPS can be 
used to determine the approximate stoichiometry and thickness of interfacial silicon 
oxide layers between a high-k oxide and silicon substrate or native oxide on the silicon 
surface.54,55 
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2.5 Electrical Measurements 
2.5.1 MOS Capacitors 
Metal-oxide-semiconductor capacitors (MOSCaps) are important in measuring 
electronic properties of the oxide and at the ALD oxide/semiconductor interface. In order 
for the structure to act as a capacitor, the oxide layer used must be thick enough to 
prevent any direct current flow and must therefore be 3 nm or greater in thickness. Much 
of my work involved measuring MOSCaps to quantify the fixed charge (NF) and the 
density of electronic trap states (Dit) at the oxide/semiconductor interface, which are good 
proxies for the field-effect and chemical passivation, respectively.8 
The structure of the MOSCaps used in my research is shown in Figure 2.3. They 
consist of a top contact (typically aluminum), an oxide layer (typically Al2O3), a 
semiconductor (silicon), and an ohmic back contact. Sections 2.1-2.3 describe the silicon 
cleaning, oxide deposition, and metal deposition. The only part of the MOSCap that has 
not been hitherto addressed is the back contact. In order for the electronic measurements 
to be valid, the back contact must be ohmic, which requires different materials for n- and 
p-Si. Back contacts on p-Si consist of thermally evaporated aluminum that is deposited 
and annealed before the ALD deposition step. When annealed, aluminum diffuses into 
silicon and acts as a p-type dopant, which creates an ohmic contact on p-type silicon. 
During my research, I have used two different back contacts on n-Si: InGa and silver 
paste. At eutectic concentrations, an alloy of In and Ga is liquid at room temperature, and 
creates an ohmic contact when scratched into n-Si. Likewise, scratching a conductive 
silver paste and letting it cure overnight will also result in a good ohmic contact to n-Si. 
These steps are carried out last, unlike the back contact to p-Si. 
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Figure	2.3:	Schematic	structure	of	MOSCaps	grown	on	(a)	p-Si	and	n-Si	with	(b)	InGa	and	(c)	Ag	paste	back	
contact.	
2.5.1.1 Capacitance-Voltage 
Capacitance-voltage (C-V) measurements are used in the analysis of MOSCaps 
and MOS diodes (Figure 2.4). The real and imaginary components of the impedance are 
used to calculate the capacitance and conductance from a parallel-equivalent circuit 
(Equation 2.2), which are in turn used to calculate a series resistance (Rs) and give a 
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corrected parallel capacitance and conductance (Cc and Gc, respectively) according 
(Equations 1.3, 1.4, and 1.5).56 
 
Figure	2.4:	Example	capacitance-voltage	curve	measured	at	100	kHz	on	an	Al/Al2O3/Si	MOSCap.	
 𝑌! = 𝐺! + 𝑗𝜔𝐶! (2.2) 
where Ym is the measured impedance, Gm is the measured parallel conductance 
(equal to the real part of the impedance), Cm is the measured parallel capacitance, ω is the 
angular frequency (equal to 2*π*frequency), and j denotes that the second term is equal 
to the imaginary part of the impedance. 
 𝑅! = !!"!!"! !!!!!"!  (2.3) 
 𝐶! = !!! !!!!!! !!!!!!!!!!  (2.4) 
 𝐺! = !!! !!!!!! !!!!!!!!!  (2.5) 
where Cma and Gma are the measured capacitance and conductance in 
accumulation, respectively, and a = Gm – (Gm2 + ω2Cm2)Rs. 
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The AC measurements in my research were made with a HP4194A gain-phase 
analyzer and using a Signatone probe. My samples were measured in a dark, metal box in 
order to shield the sample from light or external electric fields. Coaxial cables connected 
the HP4194A to the dark box with bulkhead fittings and the bulkhead fittings to the 
probe/stage. The experimental setup is shown in Figure 2.5. The HP4194A was 
controlled using a custom MatLab graphical user interface (GUI) through a National 
Instruments GPIB connection. The MatLab GUI and standard operating procedure are 
shown in Appendix A, and example analysis scripts are shown in Appendix C. 
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Figure	2.5:	Picture	(a)	and	schematic	(b)	of	the	AC	measurement	station.	
2.5.1.2 Conductance-Frequency 
The other important figure of merit that is measured in MOSCaps is the density of 
electronic traps at the interface (Dit). The presence of traps at the oxide/semiconductor 
interface leads to poorer device performance by acting as electron-hole recombination 
sites and is of general interest for nearly all semiconductor devices. Dit is measured using 
a conductance-frequency scan, in which the conductance and capacitance of a MOSCap 
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are measured during a frequency sweep while held at a single DC bias.56–58 The 
conductance is normalized based on the separately measured oxide capacitance 
(asymptotic maximum of the C-V curve) and is plotted against the measurement 
frequency.56,57  
 𝐺! /𝜔 = !!!"! !!!!! !!! !!"!!! ! (2.6) 
where ω is the angular frequency and Gm and Cm are the measured equivalent 
parallel conductance and capacitance, respectively. The ‹Gp›/ω vs. ω plot (Figure 2.6) 
displays a peak which reveals two major characteristics of the interface trap states: the 
peak location is equal to to the characteristic frequency at which charge carriers enter and 
exit the trap states (trap-state time constant, τ) and the peak height is related to Dit 
according to Equation 2.7. This particular measurement is only valid with DC biases 
between the flat-band voltage and 3kbT above (below) midgap for n-type (p-type) 
semiconductors. 
 
Figure	2.6:	Conductance	vs.	frequency	plot	showing	the	calculation	for	Dit	and	τ.	
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 𝐷!" ≈ 2.5 𝑞 𝐺! 𝜔 !"# (2.7) 
The possibility of a rise in the ‹Gp› data at lower frequencies may indicate the 
presence of trap states that are in the oxide and spatially removed from the interface by a 
small distance.51,52,59 These traps are called “border traps” and are charged and 
discharged more slowly due to a trap-mediated tunneling mechanism. 
The conductance-frequency measurements are carried out using the same 
measurement apparatus and MatLab GUI as C-V measurements (Figure 2.5). 
2.5.2 MS/MOS Diodes 
While MOSCaps are useful in understanding the factors that affect passivation, 
namely fixed charge and interface trap state density, MOS diodes are useful in 
understanding the modification of Schottky barrier height (ΦB) at electrical contacts to 
semiconductors. The structure of a MOS diode is identical to a MOSCap except that the 
oxide is thin enough to allow for direct tunneling (less than 3 nm). The most important 
aspect of the MOS diode is the insulator thickness: it must be thin enough for direct 
tunneling to take place, which means less than ~2.5 nm in total. There are numerous ways 
to measure the ΦB of a MOS diode, but I have employed two in my research. 
2.5.2.1 Current-Voltage-Temperature 
One can measure the current-voltage behavior of a MOS diode structure to find 
the ideality factor (n) in forward bias and the saturation current (J0) in both forward and 
reverse bias according to Equation 10, the ideal diode equation.58 The ideality factor is 
related to the slope of the linear region of the J-V curve (Figure 2.7) in forward bias, and 
the saturation current density is equal to the zero-voltage extrapolation of the forward 
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bias linear region or the asymptotic value of the reverse bias current. The calculation of 
SBH can be carried out by solving Equation 2.9 using the value of J0 from Equation 2.8. 
 
Figure	2.7:	Example	J-V	data	showing	Rs,	J0,	and	n.	
 𝐽 = 𝐽! 𝑒 !" !"# − 1  (2.8) 
 𝜙! = !!!! 𝑙𝑛 !∗!!!! − 𝛿 𝜒  (2.9) 
where A* is the Richardson constant in units of A K-2 cm-2. The ϕB can be 
measured at one temperature by using the literature value of the Richardson constant (112 
A K-2 cm-2 for n-Si or 32 A K-2 cm-2 for p-Si), δ is the oxide thickness, and χ is the mean 
barrier presented by the tunnel oxide.60 The series resistance (Rs) of a MOS diode is equal 
to the deviation of voltage from the extrapolated linear region in forward bias according 
to Equation 2.10. 
 𝑅! = ∆!!  (2.10) 
Alternatively, J0 can be measured at multiple temperatures and plotted as J0/T2 vs. 
1/T, producing a straight line on a semilog plot (Figure 2.8, Equation 2.11). The slope of 
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the line is equal to –(q/kB)ϕB and the y-axis intercept is equal to the Richardson constant 
(though the latter requires extrapolation over a large 1/T range and is thus prone to 
error).58 
 
Figure	2.8:	Example	Richardson	plot	derived	from	J-V-T	data.	
 𝑙𝑛 !!!! = 𝑙𝑛 𝐴∗ − !!!!𝜙! (2.11) 
The DC measurements in my research were made with a Keithley 2450 Source 
Measure Unit. Samples were measured in a light-tight metal box in order to shield the 
sample from light and external electric fields (Figure 2.9). The Keithley 2450 utilizes 
triaxial cables, which are connected to bulkhead fittings in the dark box. The bulkhead 
fittings are triaxial-to-coaxial adapters, as the connections inside the dark box are coaxial 
cables. The sample stage was custom built by MicroXAct and is capable of temperatures 
between room temperature and 115°C. Like the AC measurements, a Signatone probe is 
used to contact the samples and the Keithley 2450 was connected to a computer with a 
National Instruments GPIB cable and controlled with a custom MatLab GUI. The 
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MatLab GUI and standard operating procedure are shown in Appendix B, and example 
analysis scripts are shown in Appendix C. 
 
Figure	2.9:	Picture	(a)	and	schematic	(b)	of	the	DC	measurement	station.	
2.5.2.2 Mott-Schottky Analysis 
Another method of measuring the ϕB is with Mott-Schottky analysis.58 Instead of 
using direct current, as in the J-V-T method, the MOS diode is reverse biased (where 
direct current is negligible for a good diode) and the capacitance behavior is measured as 
a function of bias. The capacitance of a MOS diode is shown in Equation 2.12 as 1/C2.  
 !!! = ! !!" ±!! !!!!!!!!!"!!!!  (2.12) 
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where V is the reverse bias voltage, ε0εSi is the permittivity of free space and the 
silicon relative permittivity, respectively, ND is the silicon doping density, and A is the 
area of the contact. The plus/minus sign in the numerator is a “+” for n-type silicon and a 
“–” for p-type silicon. The capacitance is plotted as 1/C2 vs. V, which results in a linear 
plot (Figure 2.10). Extrapolating the data to 1/C2 equals zero, the x-axis intercept is equal 
to the built-in voltage (Vbi), or the amount of band bending in the silicon in the dark under 
zero applied bias. The ϕB is then calculated by adding the bulk potential (energy 
difference between the Fermi level and majority carrier band). The slope of the linear 
region is related to the doping density in the semiconductor. The slope of the linear plot is 
related to the doping density of the substrate according to Equation 2.13. 
 
Figure	2.10:	Example	Mott-Schottky	data	with	the	built-in	voltage	(Vbi)	and	doping	density	(ND)	calculation	
shown.	
 𝑆𝑙𝑜𝑝𝑒 =  !!!!!!!!"!! (2.13) 
The Mott-Schottky method of measuring the ϕB is beneficial in that it is less 
sensitive to small-area defects than the J-V-T method.58,61 If there is any lateral non-
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uniformity in the ϕB of the MOS diode, direct current measurements will pass more 
current through regions with lower barrier that exists in the diode. Thus, the J-V-T 
method will be more indicative of the minimum barrier height of the device. 
Additionally, any recombination currents present in the device can dominate the reverse 
bias current and cause a complex convolution in the forward bias region.62 Since 
capacitance measurements do not rely on the passage of direct current, the Mott-Schottky 
method measures the area-averaged ϕB and is thus a more robust measurement. In my 
research, I have found the Mott-Schottky method of barrier height measurement to be 
much more reliable than the J-V-T method. 
As Mott-Schottky measurements are an AC technique, the same measurement 
apparatus and MatLab GUI is used as described in the C-V measurement section (2.5.1.1, 
Figure 2.5), and analysis scripts are shown in Appendix C. 
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3 Comparison of hydrolytic and non-hydrolytic atomic layer 
deposition chemistries: Interfacial electron properties at 
alumina-silicon interfaces 
3.1 Overview of Non-Hydrolytic Atomic Layer Deposition 
Electronic properties of ALD alumina-silicon interfaces are impacted by the 
specific details of the deposition conditions and substrate preparation. The presence of a 
silicon oxide interfacial layer has been correlated with a decrease in the total fixed 
charge.34 With regard to selection of the ALD oxidant, use of ozone instead of water 
slightly increased the fixed charge density, but had little to no effect on the density of 
interface traps after annealing.63,64 Non-hydrolytic ALD (NHALD) may allow for less 
oxidative damage to semiconductor substrates than hydrolytic (traditional) chemistries,18 
which we hypothesize will influence the interfacial electronic properties. NHALD is 
characterized by the use of an alternative oxygen source to water and oxygen, such as 
isopropyl alcohol (IPA)16,65,66 or metal alkoxides.18,19,66 For alumina grown at 150–300°C 
from aluminum trichloride and aluminum isopropoxide, the capacitance of the oxide was 
found to depend significantly on frequency and there was little fixed charge.19 In contrast, 
most traditionally grown ALD alumina films have frequency independent capacitance 
and a relatively large negative fixed charge.67 To the best of our knowledge, no direct 
comparisons of the electronic properties at alumina-silicon interfaces resulting from 
traditional and NHALD have been reported.16,19,65 
Here we compare the electronic properties of alumina-silicon interfaces resulting 
from traditional ALD and NHALD prepared and processed in otherwise identical 
conditions. We examine properties that pertain to both the chemical passivation (interface 
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trap state density) and field effect passivation (effective fixed charge) and relate these 
properties to the oxidant used for ALD growth. 
3.2 Experimental 
N-type (100) silicon (Cz-grown), resistivity 1–10 Ω cm (University Wafer), was 
diced into squares approximately 1.5 cm × 1.5 cm. The silicon was cleaned by sonication 
in isopropanol, followed by RCA-1 and -2 processes. Finally, half of the samples were 
etched in 1% by volume (0.6 M) HF solution to remove the native oxide and half of the 
samples retained the chemically grown oxide. 
Immediately after the cleaning step, the samples were placed in the ALD at 150°C 
and heated to 300°C while under constant flow of nitrogen carrier gas (Praxair, 
99.9999%). The NHALD procedure consisted of a 10 ms trimethylaluminum (TMA, 
Strem, 98%) pulse, 5 s exposure, 15 s purge in carrier gas, 100 ms IPA (Sigma Aldrich, 
anhydrous, 99.5%) pulse, 5 s exposure, and 15 s purge. Exposure refers to continued 
exposure of the sample to precursor vapor with the valve to the vacuum pump closed. 
This recipe resulted in a growth rate of 0.38 Å/cycle. Traditional ALD consisted of a 50 
ms TMA pulse, 20 s purge in carrier gas, 200 ms water (18 MΩ) pulse, and 20 s purge in 
carrier gas, which resulted in a growth rate of 0.65 Å/cycle. The samples were all held in 
the ALD chamber for the same amount of time to ensure that all samples had a similar 
thermal history.  
Film chemistry was analyzed by XPS (Thermo Scientific K-Alpha System, Al 
Kalpha, beam diameter: 400 µm, pass energy: 50 eV, step size: 0.1 eV, dwell time: 50 
ms). All films were grown to 15 nm, which required 500 cycles for NHALD and 230 
cycles for traditional ALD. After ALD, the samples were annealed at 400°C in nitrogen 
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for 20 min. Aluminum pads (area=0.006 cm2) were evaporated on the ALD film through 
a shadow mask and an indium-gallium eutectic was scratched into the backside of the Si 
for an ohmic contact. Capacitance and conductance measurements utilized a HP4194A 
impedance analyzer. Voltage sweeps were taken at 100 kHz. The samples were aged for 
1 min before the capacitance-voltage (C-V) sweep. Aging consisted of holding the 
samples for 1 min at a bias 1V below (above) the starting bias when sweeping the bias up 
(down) in voltage. Conductance-frequency (G-f) scans from 10 kHz to 15 MHz were 
used to calculate interface trap state density (Dit).57 Average Dit and τ values were 
obtained by averaging values of three or more devices for each sample type at 0.8 eV 
above the valence band maximum. 
The C-V behavior is instrumental in determining the fixed charge present in an 
ALD oxide layer. A number of different electrostatic properties at the Al2O3/Si interface 
can be calculated from C-V curves (Equation 3.1): fixed charge (NF), interface dipoles 
(ΦDipole), and oxide bulk charge (ρhigh-κ). 
 𝑞𝑉!" = 𝛷!" − 𝐸𝑂𝑇 !!!!!!!"#$ − 𝐸𝑂𝑇! −𝑞 !!!"!!!!!!!!"#$ − 𝛷!"#$%& (3.1) 
The ρhigh-κ has been shown to not exist in ALD Al2O3, the ΦDipole is typically 
assumed to be dominated by NF, and the metal-semiconductor work-function difference 
(ΦMS) is calculated from literature vales of metal work function and the calculated work 
function of the semiconductor. Thus, Equation 1 is simplified and rearranged to calculate 
the fixed charge (Equation 3.2). The NF that is calculated in both Equations 1 and 2 is 
assumed to be a 2-dimensional sheet of fixed charge. This assumption has been tested 
and proved many times in literature.25,30,31 
 𝑁! = !!"! 𝛷!" − 𝑞𝑉!"  (3.2) 
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3.3 Impedance Spectroscopy Results 
Capacitance-voltage behavior of each sample was examined at 100 kHz (Figure 
3.1). The flat-band positions are shifted to positive applied bias for NHALD (IPA-based) 
samples relative to traditional (H2O-based) ALD. In both traditional and NHALD films, 
samples with an RCA oxide at the pre-ALD surface have a larger flat band shift than 
samples that were hydrogen-terminated prior to ALD, corresponding to a consistent 
increase in the magnitude of NF (~1.3–2.0×1011 q/cm2).  
 
Figure	3.1:	C-V	curves	(scan	rate:	0.056	V/min),	normalized	to	oxide	capacitance.	HF	and	RCA	refer	to	the	
chemical	treatment	of	the	pre-ALD	silicon	surface;	IPA	and	H2O	refer	to	the	ALD	oxygen	precursor.	
We found that the scan rate of the high frequency C-V curve affected the 
measured capacitance values. At higher scan rates (3.3 V/min), the curves measured from 
NHALD devices were shifted ~2 V in the positive direction relative to Figure 3.1. The 
data shown are for a scan rate of 0.056 V/ min. The traditionally grown samples did not 
display this scan rate dependence. Additionally, each device showed a large (~1 V) 
hysteresis (data not shown).  
46	
	
The conductance method7,56–58 was used to determine Dit in depletion (Figure 
3.2). The oxide grown by traditional ALD displays a lower Dit than the NHALD oxide by 
nearly an order of magnitude. Samples with an RCA oxide have higher Dit than the 
samples that were hydrogen-terminated. The two growth chemistries also display a 
significant difference in trap state time constant (τ), which is the maximum frequency that 
a charge carrier can be trapped or de-trapped.56,58 The τ values of the traps in traditional 
films are about two orders of magnitude smaller than the NHALD films. 
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Figure	3.2:	(a)	Interface	trap	state	density	(Dit)	and	(b)	trap	lifetime	(τ)	calculated	from	the	conductance	
method.	Samples	were	measured	from	approximately	3kT/q	above	the	mid-gap	to	flat	band.	
Flat band voltage (VFB), effective oxide fixed charge (NF), oxide trapped charge 
(Qot), effective film dielectric constant (εeff), average interface trap state density (Dit), and 
average trap state time constant (τ) were calculated from C-V and G-f measurements 
(Table 3.1). The flat-band voltage was calculated from  
 𝐶!" = !!! !!!!!!!!! + !!!" !! (3.3) 
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where εs is the semiconductor permittivity, kB is the Boltzmann constant, T is 
absolute temperature, q is the charge of an electron, Nd is the semiconductor doping 
density, and Cox is the oxide capacitance.56 NF was calculated from  
 𝑁! = !!"! 𝜙!" − 𝑞𝑉!"  (3.4) 
where NF is in units of electronic charges per cm2 and ϕMS is the metal-
semiconductor work function difference. Qot was calculated from 
 𝑄!" = !!"∆!!"!∗!  (3.5) 
where Qot is the units of electronic charges per square centimeters and VFB is the 
hysteresis of the flat-band voltage. The effective dielectric constant is calculated 
accounting for the entire film, including interfacial silicon oxide, making the reported 
values lower bounds for the dielectric constant of the alumina. The Dit and τ values in 
Table 3.1 are the averages of measured values at 0.8 eV for three or more separate 
devices. The different pre-ALD surfaces did not result in statistically significant 
differences in Dit and τ. The choice of oxygen precursor, however, did result in 
statistically significant differences in Dit and τ. The estimated measurement error ranged 
from 2.5–10 times lower than the reported values in all cases. NHALD grown alumina 
had a lower refractive index (n=1.639) than traditionally grown alumina (n=1.674). 
(Table 3.2)  
Table	3.1:	Calculated	MOS	capacitor	parameters	
 HF,	IPA	 HF,	H2O	 RCA,	IPA	 RCA,	H2O	
Vfb	(V)	 2.15	 0.192	 2.81	 0.31	
NF	(cm2)	 -3.59×1012	 -8.13×1011	 -3.78×1012	 -9.42×1011	
Qot	(cm2)	 1.08×1012	 1.06×1012	 7.09×1011	 2.17×1011	
εeff	 5.59	 6.54	 4.42	 6.19	
Dit	(eV-1	cm-2)	 2.89×1012	 5.36×1011	 5.15×1012	 9.09×1011	
τ	(s)	 1.65×10-7	 2.16×10-9	 2.46×10-7	 1.97×10-9	
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Table	3.2:	Refractive	indices	for	different	ALD	growth	chemistries.	
Sample	 n	@	550	nm	
HF,	IPA	 1.6376±0.005	
RCA,	IPA	 1.6416±0.014	
HF,	H2O	 1.6746±0.006	
RCA,	H2O	 1.6746±0.006	
 
3.4 X-Ray Photoelectron Spectroscopy Results 
XPS was used to analyze the relative amounts of carbon present within the ALD 
oxides (Figure 3.3). The adventitious carbon measured in the “Bare Si” sample (a 
hydrogen terminated silicon sample produced at the same time as the ALD samples) 
provided a comparison of the carbon in the ALD films. The atomic percent of carbon in 
the NHALD-grown film is 6.8% and in the traditionally grown film is 1.9%. These 
numbers should be considered an upper limit as no correction was included for 
adventitious carbon. The carbon concentration in the traditionally grown film is similar to 
what has been found previously.68 Both ALD alumina films exhibited C1s peaks at higher 
binding energy relative to the adventitious control samples. The other carbon peaks in 
these samples are attributed to C-O (approximately 286.2 eV), C=O (approximately 287.5 
eV), and O-C=O (approximately 288.5 eV) bonds.69 
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Figure	3.3:	XPS	C1s	spectra	for	non-hydrolytic	and	traditional	growth	chemistries	and	bare	Si	starting	
surface	prior	to	ALD	(as	received,	no	sputter	etching).	Binding	energy	spectra	are	calibrated	to	the	
adventitious	carbon	(C1s)	peak.	
Analyzing the valence band maxima, silicon core level peaks, and aluminum core 
level peaks, the Kraut method was used to determine the valence band offset of the ALD 
oxides (core level XPS data not shown).53 The linear extrapolation method was used to 
determine the leading edge of the valence band spectra (Figure 3.4).  
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Figure	3.4:	XPS	valence	band	spectra.	Valence	band	leading	edge	was	calculated	by	the	linear	
extrapolation	method.	Binding	energy	spectra	are	calibrated	to	that	the	adventitious	carbon	(C1s)	peak.	
The valence band offset for both traditional ALD and NHALD alumina films was 
calculated using the formula  
 ∆𝐸!" !"!!!/!" =  𝐸!"!"!! − 𝐸!"!" !" − 𝐸!"!"!! − 𝐸!"!"!!! !"!!! + 𝐸!"!"!! − 𝐸!"!"!! !"!!!/!"(3.6) 
where ΔEVB is the offset in the valence bands of the silicon substrate and the ALD 
alumina film, ECL is a core level binding energy for the respective peak, and EVB is the 
valence band leading edge shown in Figure 3.4. The valence band offset was found to be 
2.77±0.05 eV for the traditionally grown film and 2.60±0.05 eV for the non-hydrolytic 
film. The energy loss associated with the XPS O1s peaks from thick (20 nm) alumina 
films was used to quantify the band gaps of the traditional and NHALD oxides (Figure 
3.5).70–72  Films from both growth chemistries indicated a band gap of 7.1 eV. 
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Figure	3.5:	XPS	O1s	loss	spectra.	Oxide	band	gap	is	calculated	by	the	linear	extrapolation	method.	Loss	
energy	is	calculated	from	the	peak	of	the	O1s	signal.	
From the silicon/alumina valence band offset and alumina band gap, the 
conduction band offset can be calculated from 
 ∆𝐸!" = 𝐸!!"!!! − 𝐸!!" − ∆𝐸!" (3.7) 
The measured band gap of 7.1 eV for aluminum oxide, and the respective valence 
band offsets, conduction band offset is calculated to be 3.21 eV for traditional ALD and 
3.38 eV for NHALD (Figure 3.6). 
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Figure	3.6:	Experimentally	determined	band	diagrams	(drawn	to	scale)	for	traditional	(left)	and	NHALD	
(right).	
3.5 Discussion 
Based on shifts of VFB, we have shown a dependence of NF on both the ALD 
oxidant and the surface preparation of the silicon substrate. Our findings reveal that the 
characteristics of the initial interfacial silicon oxide (chemical oxide or grown during 
deposition/annealing) affect the oxide fixed charge less than the ALD oxygen precursor. 
After post-deposition annealing, aluminum oxides grown via NHALD have a larger NF 
than those grown by traditional ALD. We also found that samples with analogous ALD 
oxides show a larger fixed charge with the presence of chemical SiO2 than those that were 
hydrogen terminated prior to ALD. We note that the absolute values of the fixed charges 
measured for traditional ALD alumina are lower than many literature values 
(approximately one order of magnitude for similarly processed films);34,73 however, fixed 
charge has been shown to be lower at higher deposition temperatures even after identical 
post-deposition annealing.20 
As has been discussed previously,25,34,63,73 annealed Al2O3 in contact with Si has a 
negative fixed charge that causes a positive flat band voltage shift in the C-V curve. 
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Furthermore, it has been shown that an increasing amount of interfacial silicon oxide 
decreases the flat band shift, indicating a smaller effective oxide fixed charge.34 One 
suggested origin of the negative charge is the tunneling of electrons from the silicon 
across the interfacial silicon oxide into trap states (composed of oxygen interstitials or 
aluminum vacancies) at the SiO2/Al2O3 junction. Thus, a film that contains more 
electronically active impurities may present more trap states, leading to a larger fixed 
charge. The trap states have been assigned to defects composed of carbon or nitrogen 
impurities, oxygen interstitials, or aluminum vacancies in the Al2O3. 
In the region of the band gap where the conductance method is valid (between the 
flat-band energy and a few kBT/q above mid-gap), Dit is larger for the NHALD samples 
than the traditional ALD samples. Qualitatively, this observation is consistent with the 
stretched out C-V characteristics. The IPA molecule is larger than water and will 
therefore possibly not react with every available site, leaving contaminants and/or voids, 
which is consistent with the small growth rate of 0.38 Å/cycle.74,75 These steric effects 
have been shown to impact the coverage of ALD half cycles, during which alcohols can 
inhibit growth resulting in sub-saturated half reactions.76 
These under-coordinated silicon atoms59 or oxygen vacancies within the oxide37 
may comprise electronic trap states, and thus, an oxide grown with relatively large 
molecules or ligands may tend to have a larger Dit. The XPS data confirm a higher 
concentration of carbon in the NHALD films than the traditional ALD films (Figure 3.3). 
Notably, the details of the C1s regions are similar for traditional and NHALD films, 
which both indicate multiple C-O species; however, the traditional ALD film has a lower 
total concentration. The hypothesis that the NHALD films are less dense is supported by 
55	
	
the lower refractive index and lower relative permittivity measured for NHALD films 
compared to traditional ALD films. Interestingly, the devices with a chemical oxide 
present prior to ALD have a higher Dit when compared to the samples that were 
hydrogen-terminated. This observation indicates that the silicon oxide grown during the 
RCA process is imperfect and contains some trap states. 
The NHALD films also exhibit characteristics of “border traps.”51,59 Border traps 
are similar to interface traps, but are located a short distance away from the interface 
itself. Despite the different location of the trap state, it is not always possible to 
differentiate what type of trap is contributing to the measured Dit.51,59 Thus, a 
measurement of Dit will reveal traps not only at the interface but also within the first few 
nanometers of the oxide. Charge carriers at the Fermi level can tunnel to/from these 
border traps, albeit at a reduced rate dependent on the distance from the interface.77 
The assumed presence of border traps in NHALD-grown oxides is supported by 
the larger τ, which is consistent with the trapping behavior of border traps.77 An increase 
in electronically active defects within the oxide, such as carbon impurities or E′γ-like 
defects analogous to those of non-stoichiometric silicon oxide51,59,78 (not analyzed in this 
study), may explain the increased τ for non-hydrolytically grown oxides. The increased 
amount of carbon measured by XPS in NHALD could provide a chemical origin for the 
larger density of border traps. Though chemically different interface traps could give 
different average τ values, the hydrogen terminated and RCA oxide-terminated surfaces 
presented similar average τ values. Since dissimilar starting surfaces give similar τ values, 
the difference measured between traditional and NHALD oxides most likely originate 
from traps within the oxide. The increased number of traps within the NHALD oxide also 
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explains the scan rate dependence of the C-V characteristics. A larger density of border 
traps within the oxide will take longer to fill/empty during a voltage sweep, possibly due 
to a trap-mediated tunneling mechanism.77 
The silicon/alumina valence band offset between NHALD and traditional ALD 
oxides was found to be 2.60 and 2.77 eV, respectively (difference of 170 meV). Due to 
their identical measured band gap energies of 7.1 eV, aluminum oxides grown by both 
methods have a conduction band offset of over 3 eV. Amorphous alumina band gaps 
have been measured via XPS energy loss spectra, as in this work, to be 6.52–6.95 
eV.71,72,79 Other techniques, such as spectroscopic ellipsometry and inverse 
photoemission spectroscopy, give band gap values of 6.26,80 6.0,81 and 7.0 eV.82 
Literature values for valence band offsets vary from 2.9 to 3.75 eV and conduction band 
offset from 2.08 to 2.7 eV.71,72,79,82,83 The variation in measured band gap and band offset 
values of our work and those cited can likely be explained by differences in sample 
preparation, processing, and/or measurement technique. The cited studies had 
significantly different or unspecified fabrication steps, including low-pressure chemical 
vapor deposition71 and post-deposition oxidation.79 Different fabrication techniques result 
in different alumina/silicon interfacial chemistries, which may result in a change of band 
offset. None of these studies utilize the Kraut technique of measuring band offsets, which 
may also account for the slight differences in our measured values from the diverse 
values from literature. Despite the difference in fabrication and measurement of our films 
relative to previous studies, our comparison between ALD chemistries was internally 
consistent in that the only difference in the processing of our samples was the ALD 
oxygen source. Band offsets are of interest for controlling tunneling barriers in tunneling 
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active devices and reducing leakage current in capacitive devices. Our results show that 
by changing the oxygen precursor, one can affect the band alignment of the system. The 
precise chemical/structural arrangement that results in a shift in relative band alignments 
is still under investigation. 
3.6 Conclusion 
The interfacial electronic properties in the ALD alumina/silicon system are 
dependent on the ALD chemistry employed, even for nominally identical oxide 
compositions, as well as the surface chemistry of the substrate. Alumina grown by non-
hydrolytic ALD presents a larger fixed oxide charge than traditional ALD under our 
experimental conditions, making it more useful in field effect passivation applications. 
However, the NHALD films contain a larger density of electronic traps with longer time 
constants than traditional ALD. The greater interface trap state density in NHALD films 
may be due to carbon impurities trapped in the lower density NHALD film. Further 
research will focus on decoupling Dit and NF by combining traditional and NHALD 
layers within a single film. Films grown via NHALD also show an increase in conduction 
band offset compared to traditional ALD. The control over interfacial electronic 
properties afforded by ALD chemistry and sample surface preparation could improve 
both the capacitive and tunneling aspects of ALD deposited thin films for applications in 
gate dielectrics, tunnel barriers, and surface passivation layers.84 
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4 Temperature dependence of atomic layer deposited Al2O3 
chemical and field-effect passivation over a wide range of 
temperatures 
4.1 Introduction 
Oxide/semiconductor interfaces are ubiquitous in electronic devices and if the 
interfaces are not optimized, the device will either fail or operate inefficiently. Metal-
oxide-semiconductor field effect transistors (MOSFETs) for instance require a low fixed 
charge (NF) in order to ensure a high on/off current ratio and a low defect density in order 
to maintain a stable threshold voltage.1,2 Many solar cells utilize passivation oxides to 
impart a low surface-recombination velocity (SRV) at the semiconductor surface, 
resulting in high lifetimes of photogenerated carriers. By improving carrier lifetimes, the 
solar cell has a higher open-circuit voltage, short-circuit current, and fill factor, which all 
improve cell efficiency.5 While bulk and surface recombination should be minimized to 
maximize efficiency, the present discussion is focused on surface-related passivation 
issues. This passivation can be achieved through a decrease in recombination sites at the 
surface (chemical passivation) or through electrostatic means (field effect passivation). 
Atomic layer deposited (ALD) aluminum oxide has been shown to produce films with a 
low density of electrically-active traps at the semiconductor/oxide interface.8,29,85 
Furthermore, various aspects of the ALD process (substrate pretreatment, deposition 
temperature, oxide thickness, and post-deposition anneal time/temperature/atmosphere 
etc.) allow for the control of interface trap-state density (Dit) and NF.21,42,86–88 Post-
deposition annealing is particularly important because the fixed charge in Al2O3 grown 
on silicon is small in the as-deposited state but large and negative after annealing.21 
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Among ALD studies, Al2O3 is a material that has been shown to be industrially 
interesting (due to the low Dit and large NF when in contact with silicon) and can be 
deposited with a wide range of processing parameters which influence the resulting 
interfaces.2,8,15,41,89  
Of these parameters, the magnitude and polarity of the fixed charge in ALD Al2O3 
is modifiable with a variety of processing conditions, which will impact device 
performance and provides mechanistic insight into the origins of the charge. Despite its 
importance, its origin is still debated. One theory states that the fixed charge is caused by 
Al vacancies or O interstitials at the Al2O3/SiO2 interface.8,34,37 These states are stable 
when filled with electrons (thus containing a negative charge) and exist at energies below 
the silicon valence band. Thus, they are not charged or discharged when a DC voltage is 
applied to a metal-oxide-semiconductor capacitor (MOSCap) but remain “fixed”.  The 
oxygen atoms that occupy interstitial sites likely come from excess OH groups that are 
present in films deposited in ALD with the trimethylaluminum (TMA) and water 
process.89,90  
Additionally, dangling bonds at the crystalline silicon surface are passivated (after 
a post-ALD anneal) by hydrogen which also comes from OH groups in the ALD Al2O3 
film.42,90,91 The concentration of OH groups in the Al2O3 film has been shown to increase 
with decreasing deposition temperature over the range of 400°C to 50°C.42,87,89,90 
Interestingly, the surface passivation for annealed oxides has been shown to result in 
lifetimes that are longest at intermediate deposition temperatures (e.g., 100-150°C) 
despite a larger concentration of OH in films grown at lower temperatures.42,87 This 
observation has been explained by the increase in effusion rates for hydrogen (in the form 
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of H2 or H2O) from the oxide that have been observed for oxides deposited at low 
temperatures.42 Lower temperature deposition results in films with lower density, 
allowing the escape of H2 and H2O from the film. There have been studies that show the 
fixed charge in as-deposited thermal-ALD Al2O3 increases with increasing temperature 
due to an in-situ annealing affect.31,92 After a post-deposition anneal, however, the fixed 
charge magnitude has been shown to increase, resulting in a larger fixed charge for 
oxides deposited at lower temperatures, though this has only been shown at temperatures 
from 100°C-200°C.86 The fixed charge in ALD-grown Al2O3 films has not been shown 
for a range of all feasible deposition temperatures. 
In this study, we analyze the fixed charge at the Al2O3/Si interface for ALD-
grown Al2O3 films deposited at a range of temperatures from 50°C to 300°C. We have 
shown that the maximum fixed charge magnitude is achieved for a moderately low 
deposition temperature after a post-deposition anneal (at 425°C). The sharp decrease in 
fixed charge magnitude at low deposition temperatures has been correlated to an increase 
in electronic traps at the interface, likely due to the lack of passivation of silicon dangling 
bonds. Both of these phenomena (fixed charge and presence of trap states) indicate a 
reduced effect of OH. The excess OH groups in the as-deposited films likely diffuse out 
more rapidly from the low-temperature deposited films during annealing due to their 
lower density42,89 or react with excess carbon that is also in the as-deposited film.90,93   
4.2 Experimental 
The MOSCAP structures were grown on (100) n-Si (ND = 3x1015 cm-3). Silicon 
was cleaned using the RCA processes. Some devices were further etched in 5% HF to 
remove SiOx (“HF-last”), while others were left with the chemically grown silicon oxide 
61	
	
from the RCA process (“RCA-last”). Samples were immediately loaded into an Ultratech 
Cambridge Nanotech S100 for Al2O3 deposition using trimethylaluminum (TMA) and 
H2O at various substrate temperatures. All devices utilized 110 cycles of TMA and H2O. 
A Woollam V-Vase spectroscopic ellipsometer was used to characterize film thicknesses 
(Figure 4.1). From the ellipsometry data, we also measure the refractive index of the 
films in the as-deposited and annealed state (Figure 4.2). Aluminum top contacts were 
deposited via thermal evaporation through a shadow mask (contact area = 0.0055 cm2). 
Back contact was made by scratching the silicon with a scribe and using a drop of silver 
paste to hold a piece of aluminum on the back. Capacitance-voltage (C-V) and 
conductance-frequency (G-f) measurements were performed using a HP4194A gain-
phase analyzer. C-V measurements were made with a 100 mV AC signal at 100 kHz and 
G-f measurements were made with a 0.025 mV AC signal. X-ray photoelectron 
spectroscopy (XPS) measurements utilized a Scienta ESCA 300 XPS utilizing an Al Kα 
source. Samples were identically prepared on intrinsic, FZ silicon with resistivity >3000 
Ωcm, for the purpose of measuring carrier lifetime. Lifetime measurements were carried 
out on a Sinton WCT-120. 
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Figure	4.1:	Al2O3	thickness	measured	for	devices	grown	on	RCA-last	and	HF-last	surfaces,	both	in	the	as-
deposited	and	annealed	state,	as	well	as	the	change	in	thickness	after	annealing.	
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Figure	4.2:	Refractive	index	of	Al2O3	at	500	nm	measured	by	ellipsometry	before	and	after	annealing.	
4.3 Results and Discussion 
The change in thickness and refractive index during deposition in Al2O3 films 
grown at all temperatures indicates that the films undergo a densification during the 
annealing process. Furthermore, films grown at 50˚C have a noticeably lower refractive 
index in both the as-deposited and annealed case, which suggests these films have a much 
lower density. The trend of decreased density in films with lower deposition temperatures 
has been observed before. 
Representative C-V curves are shown in Figure 4.3 for both RCA-last and HF-last 
samples. For both RCA-last and HF-last samples, the 50˚C deposited devices display a 
more stretched-out curve between the depletion and accumulation region, indicating a 
higher density of traps at the interface in those devices.  
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Figure	4.3:	Representative	C-V	curves	measured	at	100	kHz	measured	from	inversion-to-accumulation.	
The fixed charge present in a MOSCap is measured using location of the flat-band 
voltage (Vfb) in the C-V curves and oxide capacitance (COX) according to Equation 4.130,58 
 𝑁! = !!"! 𝛷!" − 𝑞𝑉!"  (4.1) 
where ϕMS is the work function difference between the metal and semiconductor. 
There are two trends observed in the NF data (Figure 4.4), the first of which is the larger 
fixed charge magnitude in RCA-last devices relative to HF-last devices. This trend has 
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been shown before for a single deposition temperature, and we here show that it is true of 
all deposition temperatures greater than 50˚C.39 Secondly, the fixed charge for RCA-last 
and HF-last surfaces has a maximum at 100˚C and 80˚C, respectively. This shows that 
the trend of higher fixed charges in oxides deposited at a lower temperature shown by 
Seguini et al.20 does not hold true for deposition temperatures as low as 50˚C. As 
discussed previously, the fixed charge is likely due to oxygen interstitials or aluminum 
vacancies. The decrease of fixed charge at higher temperatures is thus to be expected as 
there is less excess oxygen in films deposited at a higher temperature.41,87 Conversely, the 
decrease in fixed charge for films deposited at 50˚C is surprising as these films are 
expected to contain excess oxygen in the form of excess –OH bonds.90 
 
Figure	4.4:	Measured	fixed	charge	for	ALD	Al2O3	grown	on	an	RCA-last	or	a	HF-last	surface.	
Both sets of C-V curves display an increase in inversion capacitance from the 
theoretical inversion capacitance, described in Equations 4.2 and 4.3.7 The inversion 
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capacitance in Equation 4.2 is for devices with no fixed charge present to invert the 
silicon outside the metal electronic contact pad. 
 𝐶!"# = !!"!!"#$%!!"!!!!"#$%!!"#$ (4.2) 
where εSi is the permittivity of the silicon, εoxide is the permittivity of the oxide 
layer, d is the oxide thickness, and WDmax is the maximum width of the depletion layer, 
according to Equation 4.3: 
 𝑊!"#$ = !!!"!!!"# !! !!!!!!  (4.3) 
where ND is the doping density and ni is the intrinsic carrier density. The linear 
correlation between NF and inversion capacitance is shown in Figure 4.5. This inversion 
capacitance increase from the theoretical value (Equation 4.2) is caused by the injection 
of minority carriers from the silicon around the metallic (Al) pad. Injected minority 
carriers are able to follow the AC signal, thus contributing to capacitance. The negative 
fixed charge present in the Al2O3 is sufficient in magnitude to invert the silicon and 
provide excess minority carriers to the measurement area that can follow the AC signal, 
giving a rise to the capacitance in inversion.56,94,95 The inversion capacitance has been 
shown to increase with both decreasing measurement frequency (due to minority carriers 
being able to more easily follow the measurement signal) and decreasing pad area (due to 
a larger percentage of the area of the contact pad being affected by the minority carriers 
generated outside of the pad).  Thus, for identical pad size and measurement frequency, a 
linear relationship between inversion capacitance and magnitude of fixed charge is 
expected. 
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Figure	4.5:	Inversion	capacitance	increase	vs.	fixed	charge	showing	a	linear	trend.	
Next, the Dit was measured using two different methods and in two different 
regions of the silicon band gap. First, Figure 4.6 shows the Dit measured at midgap using 
the conductance-frequency method.56,58,96 The RCA-Last devices have a slightly lower Dit 
than the HF-Last devices at all deposition temperatures, though both sample sets display 
Dit values in the 1011 cm-2 eV-1 range, consistent with values routinely reported in 
literature.21,23,86,88,97 Otherwise, the Dit in Figure 4.6 does not show any trend with 
deposition temperature.  
68	
	
 
Figure	4.6:	Density	of	interface	trap	states	at	midgap	as	measured	by	the	conductance-frequency	method.	
Figure 4.7 shows the Terman-derived Dit in the region between flat-band and the 
conduction band.98 The major feature observed in both surface terminations is the 
presence of surface states corresponding to approximately 0.9 eV above the valence band 
maximum for samples deposited at 50˚C. States at this energy level have been observed 
before and are at the same energy level as Pb-like defects caused by silicon dangling 
bonds.91,99,100 These dangling bonds are often passivated by hydrogen during the post-
deposition anneal.8,87,101,102 One interpretation of this defect state in the 50˚C deposited 
samples is that there is insufficient hydrogen available in the as-deposited film to 
passivate this defect during the annealing process.  
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Figure	4.7:	Terman-derived	Dit	between	flat-band	(i.e.,	zero	surface	potential)	and	the	conduction	band.	
The	bump	in	the	Tdep	=	50°C	data	at	ψS	=	0.1	eV	is	in	the	same	location	as	the	Pb-like	defect	caused	by	
silicon	dangling	bonds.	
The lifetime of carriers at an injection level of 1×1015 cm-3 was also measured 
(Figure 4.8). As was seen in both the fixed charge and Terman-derived Dit data, the 
properties of the films grown at 50°C are drastically different than films grown at higher 
temperatures. This observation is easily explained by the poor chemical passivation (due 
to the Pb-like defects) and poor field-effect passivation (small magnitude of fixed charge) 
in these samples. Additionally, the lower passivation quality that is observed in the HF-
last devices for Tdep ≥ 150°C can be explained by the small magnitude of fixed charge in 
these devices. 
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Figure	4.8:	Photogenerated	carrier	lifetime	at	an	injection	level	of	1×1015	cm-3	as	measured	on	a	Sinton	
WCT-120.	
We have observed that Al2O3 films grown at 50˚C display very different NF, Dit, 
and passivation behavior. We hypothesize that these changes are due to 50˚C deposited 
Al2O3 films containing fewer OH groups available supply oxygen atoms that form Oi 
defects and fewer hydrogen atoms to passivate the silicon dangling bonds. However, 
multiple studies have shown that the concentration of hydrogen in ALD films increases 
with lower deposition temperatures.87,89,90  
Dingemans et al. show effusion from Al2O3 films grown at multiple 
temperatures.42 These measurements show that large amounts of H2 and H2O escape from 
the films during annealing, which explains the apparent lack of oxygen and hydrogen that 
is otherwise expected. The reason for the increased effusion is due to the low density of 
Al2O3 films grown at low temperatures resulting in a more open structure, which is less 
effective at trapping H2 and H2O molecules.26,41,42,103 The refractive indices of the films, 
both in the as-deposited and annealed states, show a sharp decrease at 50°C deposition 
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temperature (Figure 4.2), suggesting a lower density in these films. While the 
concentration of OH groups in the as-deposited film is still likely high, the passivation 
mechanism is reaction-limited, not diffusion limited,101,102 so if the H and O containing 
species are more easily able to escape the film than in films deposited at higher 
temperatures, passivation will not occur. Multiple studies have also shown that the 
concentration of carbon trapped in the films increases with decreasing deposition 
temperature.90,93,104  
Additionally, carbon impurities in the Al2O3 films may react with the OH groups, 
resulting in fewer available O and H atoms to contribute to fixed charge or passivation, 
respectively. This theory is supported by the effusion of CO2 from Al2O3 films upon 
annealing.42 Though the XPS data of these samples do not show a large increase in C 
content in films deposited at 50˚C, there is an increase in low-frequency conductance 
response, which would indicate the presence of border traps composed of carbonaceous 
defects (Figure 4.9). These defects are assumed to be similar to those present in NHALD 
grown alumina films (discussed in chapter 3) due to their appearance at similar regions of 
the band gap. The Al2O3 films grown in this study, however, contain fewer border traps 
due to the fact that the low frequency conductance data does not dominate the trap-state 
time constant. 
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Figure	4.9:	Conductance-frequency	data	measured	at	flat-band	voltage.	Oxides	deposited	at	50˚C	display	
an	increase	in	conductance	behavior	at	lower	frequency,	indicating	that	there	are	likely	excess	
carbonaceous	defects	present.	
4.4 Conclusion 
The maximum fixed charge magnitude for Al2O3 films deposited with ALD was 
found to be between 80-100°C. Prior studies have shown that Al2O3 has a larger 
concentration of OH groups in the film when deposited at lower temperatures. Other 
studies have shown that the fixed charge is likely caused by excess oxygen present in the 
as-deposited film creating interstitial defects in the Al2O3. Thus, films deposited at higher 
temperatures likely do not have enough excess oxygen present to form the oxygen 
interstitials that make up the fixed charge. Films deposited at 50°C are expected to have a 
higher concentration of OH groups in the film and thus a larger NF, but a smaller NF is 
measured.  Additionally, films deposited at 50°C also display electronic traps between 
flat-band and the conduction band, consistent with silicon dangling bonds. Typically, 
silicon dangling bonds are hydrogen-passivated during annealing, which comes from the 
excess OH groups present in as-deposited films. The lower density of Al2O3 films grown 
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at 50˚C contributes to a higher effusion rate of oxygen and hydrogen containing species, 
leading to a reduction of hydrogen passivation and a lower density of oxygen interstitial 
defects contributing to fixed charge.42 This study shows that though ALD processes at 
low temperatures may be desirable for the purpose of reducing the thermal budget of 
industrial processes, 50°C is likely too low to produce well-passivated devices. 
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5 Absence of evidence for fixed charge in metal-aluminum 
oxide-silicon tunnel diodes 
5.1 Introduction 
Control of the electronic properties of metal-semiconductor contacts is essential to 
modern semiconductor devices. One of the most important figures of merit responsible 
for controlling the electrical behavior of the metal-semiconductor contact is the Schottky 
barrier height (ΦB).7 Decades of research have been devoted to controlling and 
understanding the physics that dictate ΦB.12,13,105–107 Modification of ΦB, relative to the 
direct metal-semiconductor (MS) contact, can be achieved through the introduction of a 
thin dielectric film between the metal and semiconductor (Figure 5.1). If the insulator is 
thin enough (< 2 nm), this metal-oxide-semiconductor (MOS) structure still allows for 
electron tunneling through the insulator and thus is a promising way to control junction 
behavior.12,106,108  
 
Figure 5.1: Schematic of a MOS structure with p-type silicon and a low work-function metal. Eg is the band 
gap of the silicon, EF is the Fermi level, EC is the conduction band, EV is the valence band, qVp is the bulk 
potential, qVbi is the built-in voltage (amount of band bending), ϕB is the Schottky barrier height, ϕIS is the 
insulator/semiconductor band offset, and ϕMI is the metal/insulator band offset. 
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Broadly, insertion of an ultra-thin dielectric in Schottky diodes can reduce the 
Fermi-level pinning effect, introduce fixed charge, and/or introduce dipoles.  The de-
pinning of the Fermi-level likely stems from the physical separation of the metal and 
semiconductor, making ΦB more sensitive to metal work function relative to the direct 
metal-semiconductor contact.13,108 Fixed charge (NF) can modify105 ΦB and the annealing 
of Al-Al2O3-GaAs stacks demonstrated modification of the fixed charge and 
consequently a change in contact resistance.106 Fixed charge has also been shown in 
simulations to modify the ΦB of metal-oxide-Ge stacks.109 Despite the abundance of 
studies of SiOx-Al2O3 interfaces, no reports have examined the role of this fixed charge 
on ΦB. Such control is important for applications where the current transport properties of 
a tunnel contact are instrumental to device performance, such as metal-insulator-
semiconductor (MIS) solar cells and in source-drain contacts.12,107  
In this work, we have varied NF over a wide range at SiOx-Al2O3 interfaces 
through post-atomic layer deposition (ALD) thermal processing to determine the 
influence of NF on ΦB in tunnel-active MOS structures. The barrier heights measured in 
tunnel active (tox < 2 nm) MOS stacks were compared with the expected behavior based 
on an electrostatic model and the fixed charge densities measured in MOSCaps (tox > 9 
nm). Surprisingly, the fixed charge model failed to explain the observed changes in 
barrier height, suggesting instead that dipoles are responsible for the observed ΦB versus 
oxide thickness trend. This improved understanding provides the basis for designing 
tunnel devices such as solar cells with passivated contacts, where control of barrier height 
is essential, and is a unique configuration where the fixed negative charge that is 
characteristic of the alumina-silicon interface is absent. 
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5.2 Experimental 
The MOS diodes and MOSCaps were grown on (100) p-Si (NA = 2x1015 cm-3). 
Silicon was cleaned using the RCA-1 and RCA-2 processes and etched in 5% HF. Al 
back contacts were deposited via thermal evaporation and subsequently annealed to 
provide an ohmic contact. Al2O3 was deposited via thermal ALD using 
trimethylaluminum (TMA) and H2O in an Ultratech Cambridge Nanotech S100 at a 
substrate temperature of 150°C. Schottky diode devices were fabricated after 9, 12, 15, 
and 18 ALD cycles, while MOSCAPs were fabricated after 110 ALD cycles. The 
samples were then separated into two groups: half were annealed at 450°C for 20 min in 
N2 ambient, and the other half left in the as-deposited state. Aluminum top contacts were 
deposited via thermal evaporation through a shadow mask. Impedance analysis was 
performed using a HP4194A gain-phase analyzer. Measurements were made with a 25 
mV AC signal at 100 kHz. X-ray photoelectron spectroscopy (XPS) measurements 
utilized a Scienta ESCA 300 XPS utilizing an Al Kα source.  Device physics simulations 
using Sentaurus Device (Synopsys Inc.) were used for comparison to barrier heights 
analytically-derived from reference 105 (Equation 5.1).  A fixed charge was parameterized 
at the silicon-aluminum oxide interface and the aluminum oxide layer thickness was 
varied.    
5.3 Numerical simulation and analytical model results 
Analytical relationships and device physics simulations were used to estimate 
changes in ΦB that may occur due only to changes in NF in the insulating layer.  In both 
numerical and analytical analyses, no Fermi level pinning was assumed13 and the models 
were purely electrostatic. This allows for the isolation of effects of NF on barrier height 
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and ignores alleviation of metal-induced gap states (MIGS), etc. The analytical 
relationship of ΦB and NF in a p-type MOS structure where NF is assumed to lie at the 
insulator-semiconductor interface is 
  𝑞𝑉𝑏𝑖 + 𝑞𝑉𝑝 = Φ𝐵 = Φ𝑀𝑆 − 𝑡𝑜𝑥𝜀𝑜𝑥 (2𝑞𝜀𝑆𝑖𝑁𝑑𝑉𝑏𝑖)1/2 − 𝑞𝑁𝐹 − 𝛷𝐷𝑖𝑝𝑜𝑙𝑒 (5.1) 
Where Vbi is the built-in potential, Vp is the potential difference between the fermi 
level and the valence band in the semiconductor bulk, ΦMS  is the metal-semiconductor 
work function difference, tox is the oxide thickness, εox is the oxide permittivity, εSi is the 
silicon permittivity, and Nd is the doping density. ΦDipole represents an electronic dipole, 
which for present analysis is set to zero. It is worth noting that this equation assumes that 
all the fixed charge is located at the interface, which has been well demonstrated in 
previous experimental reports.25,30–33 
Using (5.1) and device physics simulations, we parameterized NF for several 
insulator thicknesses utilizing, for simplicity, the work function of Al (4.08 eV) and 
electron affinity of Si (4.05 eV) (Figure 5.2).  Fixed charge monotonically modifies the 
barrier heights for both NF polarities. Notably, the range of NF found in ALD alumina, 
which can vary from +2 × 1012 cm-2 to -1 × 1013 cm-2, should allow for significant 
modification of ΦB.20,21,28,67,73,110,111 Although other factors, such as changes in interface 
structure, dipoles, and modification of MIGS, may also affect ΦB, the alumina-silicon 
system allows for controlled modification of the NF within ~1 nm thick insulator 
films.28,35 Specifically, changing the NF of a 1 nm film from +1 × 1012 cm-2 to -2 × 1012 
cm-2, should decrease ΦB by 0.12 eV on p-Si MOS diodes. Further, increases in dielectric 
thickness should increase the change in ΦB for a given fixed charge as shown for tox from 
0.9 – 1.8 nm.   
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Figure 5.2: Analytical calculation of barrier height for different fixed charges and different aluminum 
oxide thicknesses according to Equation 1 (symbols), along with numerical device physics simulations from 
Sentaurus (solid lines). The structure is Al-Al2O3-p-Si at 25°C, with moderately doped Si (2x1015 cm-3). 
5.4 MOS Capacitor Results 
The fixed charge was quantified experimentally in MOSCAP structures by 
measuring the capacitance-voltage (C-V) characteristics and relating flat band voltage 
(Vfb) to fixed charge according to Equations 5.2 and 5.3.30,58,112,113  
 𝑞𝑉!" = 𝛷!" − 𝐸𝑂𝑇 !!!!!!!"#$ − 𝐸𝑂𝑇! −𝑞 !!!"!!!!!!!!"#$ − 𝛷!"#$%& (5.2) 
 𝑁! = !!"! 𝛷!" − 𝑞𝑉!"  (5.3) 
The electrostatic quantities of interest in Equation 5.2 that can modify the Vfb are 
the fixed charge density (NF), the oxide bulk charge density (ρhigh-k), and the electronic 
dipole (ΦDipole).30,112,113 Simon et al. have shown minimal effect of alumina-silica or 
hafnia-silica dipoles on the Vfb values of MOSCAPS.  Further, many groups show that 
there is no Al2O3 bulk charge via a linear dependence of Vfb on EOT rather than a 
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quadratic (bulk charge) or no dependence on EOT (dipole).25,30,112 Therefore, we simplify 
Equation 5.2 to only include NF (Equation 5.3) for the present analysis.   
A clear shift in Vfb was found after post-ALD annealing, indicating the 
introduction of fixed negative charge (Figure 5.3).  Based on Equation 5.3, the as-
deposited and annealed alumina films retained NF of +1 × 1012 cm-2 and -2 × 1012 cm-2, 
respectively, consistent with literature values.28,73,110,111 Therefore, similarly processed 
ultrathin alumina layers, with tunnel-active thicknesses, should also possess similar 
values of NF prior to metal deposition. The measurement shown in Figure 5.3 was swept 
from inversion-to-accumulation, as is required to accurately measure the C-V behavior.114 
The accumulation-to-inversion measurements are shown in Figure 5.4.  
 
Figure 5.3: Representative C-V data for MOSCAPs (tox =10 nm) with (red, solid line) and without (blue, 
dashed line) annealing. 
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Figure	5.4:	Inversion-to-accumulation	and	accumulation-to-inversion	C-V	sweeps	for	MOS	capacitors.	The	
as-deposited	samples	display	a	larger	hysteresis,	while	the	annealed	devices	display	virtually	no	hysteresis.	
5.5 Current-Voltage Behavior 
Current density-voltage (J-V) data of representative MS and MOS diodes 
measured at room temperature show significant influence of the ALD layers on electrical 
behavior, especially compared to the intimate contact case (Figure 5.5). The J-V behavior 
of the annealed samples was rather independent of the number of ALD cycle number 
whereas the as-deposited samples displayed variation in reverse bias saturation current 
density, indicating possibly a dependence of ΦB on the ALD cycle number (and hence 
approximate alumina thickness in Å).   
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Figure	5.5: Current density vs applied bias for MOS diodes with varying number of ALD cycles.  The 
intimate contact consisted of Al evaporated directly on a H-terminated Si.	
5.6 Barrier Height Measurement via Mott-Schottky Method 
Several methods for barrier height quantification were examined considering the 
advantages and disadvantages of each method.58,115 Our current-voltage measurements 
include some non-linearity in the forward-bias region, which may indicate carrier 
recombination at the surface or in the space-charge region.60 The recombination current 
also dominates the reverse-bias behavior. Since the thermionic emission current is 
convoluted with recombination current in forward bias and reverse bias, we were unable 
to make accurate ΦB measurements based on direct current methods. We therefore report 
ΦB values from Mott-Schottky analysis (  
Figure 5.6).  Representative Mott-Schottky plots are shown in Figure 5.7 along 
with the extracted parameters in Table 5.1. ΦB values from Mott-Schottky analysis are 
averages represented from at least 8 individual contact pads and the error bars are from 
the standard deviation of all measurements.   
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Figure 5.6: Mott-Schottky derived barrier heights vs. ALD cycle number for as-deposited (blue, open 
circles), annealed diodes (red, open diamonds), and analytically-derived changes in barrier height based 
on three different fixed charges assuming one ALD cycle increases the insulator thickness by 0.1 nm. 
 
Figure	5.7:	Representative	Mott-Schottky	plots.	The	extrapolated	voltage-axis	intercept	of	the	linear	region	
is	equal	to	the	built-in	voltage,	which	is	added	to	the	bulk	potential	to	calculate	the	ϕB.	The	slope	of	the	
linear	region	is	related	to	the	apparent	doping	density	of	the	substrate.	
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Table	5.1:	Extracted	parameters	from	the	Mott-Schottky	analysis.	The	doping	density	measured	from	4-
point	probe	is	2.1E+15	cm-3,	in	good	agreement	with	the	Mott-Schottky	measurement	
 
 
 
 
 
 
The MOS diodes fabricated with the as-deposited ALD alumina exhibited a 
decrease in ΦB with increasing ALD cycle number, while annealed ALD samples have a 
constant ΦB. Neither of the trends in ΦB vs. ALD cycles number are consistent with the 
purely electrostatic model of Equation 5.1, the results of which are also included in   
Figure 5.6 (dashed lines). Specifically, ΦB, for a positive NF, is expected to 
increase with increasing oxide thickness for the as-deposited samples due to the measured 
positive NF, yet a decrease is observed. Similarly, ΦB, for a negative NF, is expected to 
decrease with increasing oxide thickness for the annealed samples, yet ΦB remains nearly 
constant.  Thus, the observed ΦB vs. oxide thickness measured in our devices for the as-
deposited and annealed films is not simply influenced by the NF measured in MOSCAPs. 
Prior reports in which large negative NF is measured in ultrathin alumina layers on silicon 
did not have a metal deposited on top of the Al2O3 and were probed using non-contact 
techniques.28,35 This represents a significant difference in our system and may account for 
the lack of evidence of fixed charge in our ΦB data. We note that only the slopes (i.e., 
changes in ΦB with thickness) of the dashed lines for the electrostatic model should be 
considered (  
Cycles	 Annealing	 ϕB	(eV)	 ND	(cm-3)	 Phase	Angle	(°)	
9	 As-Dep	 1.054	 1.73E+15	 89.6	
12	 As-Dep	 0.962	 1.61E+15	 89.9	
15	 As-Dep	 0.898	 2.50E+15	 89.6	
18	 As-Dep	 0.848	 1.38E+15	 89.9	
9	 Annealed	 0.887	 1.70E+15	 89.7	
12	 Annealed	 0.864	 1.76E+15	 89.5	
15	 Annealed	 0.866	 1.75E+15	 89.3	
18	 Annealed	 0.874	 1.42E+15	 89.4	
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Figure 5.6), since the choice of metal work function and zero-insulator-thickness 
ΦB used in Equation 5.1 is somewhat arbitrary since Si MS and MOS contacts do not 
obey the Mott-Schottky rule. While the exact NF value derived from the C-V data on 
MOS capacitors relies on knowing the effective metal work function, changes in Vfb due 
to thermal processing are reflective of the changes in NF due to thermal processing.  
Thus, the choice of work function does not influence the thickness dependence of ΦB 
with a given fixed interface charge. The changes in ΦB with oxide layer thickness are 
independent of the chosen metal work function, provided the Fermi level does not 
approach the band edge.  
Since the NF measured in MOSCAP structures does not explain the ΦB vs. 
alumina thickness behavior that was measured, we now consider that electronic dipoles 
may explain the thickness dependence of ΦB and changes in ΦB due to annealing. Based 
on the oxygen areal density of Al2O3 and SiO2, the dipole in our diodes points toward the 
silicon, and decreases ΦB relative to a dipole-free interface on p-Si.45 The dipoles in the 
tunnel-active MOS structures are likely also present in the MOS capacitors, however the 
shift in flat band voltage is instead dominated by the large change in fixed charge 
between as-deposited and annealed samples (Figure 5.3). The range of ΦB values 
measured among the various processing conditions (0.2 eV) does not imply a dipole large 
enough to account for the over 1 V change in Vfb seen in the C-V data, since a change in 
dipole of 0.2 eV would change in qVfb by the same amount. Conversely, if the change in 
Vfb were entirely due to a change in dipole the ΦB values would change by ~1 V and the 
Vfb would not show any thickness dependence, which has been previously 
demonstrated.25,30–33 This means that the Vfb in MOSCAPs is dominated by NF, while 
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there is no evidence of the fixed negative charge measured in MOSCAPs in the MOS 
diodes.  
5.7 X-Ray Photoelectron Spectroscopy Data 
Interpreting the ΦB data through this dipole model, the dipole present in the 
annealed samples does not change with increasing number of ALD cycles (constant ΦB), 
while the dipole present in as-deposited samples increases in magnitude with increasing 
number of ALD cycles (decreasing ΦB). The continual change in ΦB with ALD layer 
thickness for as-deposited samples can likely be explained by a continual change in 
composition, structure, or stoichiometry of the SiOx-AlOy(OH)z stack.  XPS data indicate 
that the SiOx thickness remains roughly constant with number of ALD cycles, but the 
annealed samples have approximately double the SiOx thickness than the as-deposited 
samples (Figure 5.8). The stoichiometry of the SiOx layer, inferred from a shift of the Sin+ 
peak relative to the Si0 2p peak energy indicates a more stoichiometric SiOx layer in the 
annealed samples, consistent with prior work (Figure 5.8).116,117 However, neither of 
these measurements indicate a clear change in SiOx thickness or stoichiometry with 
increasing ALD cycle number in the as-deposited ALD samples that would explain a 
change in ΦB with increasing ALD layer thickness. We have also measured the Al2p 
spectra and show that the curves are able to be fit with a single Gaussian curve and 
contain no shoulders, which shows that there are no Al-Al clusters or significant residual 
Al-CH3 (Figure 5.9). 
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Figure 5.8: SiOX thickness for all samples as measured by XPS. There is a clear increase in oxide thickness 
after annealing (left axis). Binding energy separation between the oxidized Si2p peak and the elemental 
Si2p peak shows that the SiOX is closer to stoichiometric after annealing (right axis). 
 
Figure	5.9:	Al2p	spectra	for	all	samples.	The	lack	of	shoulders	or	asymmetry	in	the	data	indicates	that	the	
aluminum	is	completely	engaged	in	O-Al-O	bonding	structure	and	does	not	contain	any	Al-Al	clusters	or	
remaining	Al-CH3	groups.	
Several factors that may modify the dipole magnitude at high-κ/SiOx interfaces 
have been discussed in the literature. Iwamoto et al. and Hibino et al. have shown that 
there exists a critical oxide thickness required for an electronic dipole to reach its 
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maximum magnitude.44,47,48 Based on the constant ΦB of the annealed devices, the SiOx 
and Al2O3 seem to be equal to or greater than the critical thickness in even the samples 
with fewest ALD cycles. The monotonic change in ΦB measured for as-deposited diodes 
could indicate a different critical thickness or be due to the thinner, non-stoichiometric 
SiOx layer. The proposed change in critical thickness may be due to a change in 
stoichiometry of either oxide or an intermixing of Al2O3 and SiOx, as suggested by 
Kamimuta et al.44  It has been shown that ALD using TMA and H2O results in residual 
OH groups in the film (4-6 at% at this deposition temperature).26,42,90,118,119 The density of 
these OH groups are reduced during the annealing process due to the condensation of OH 
groups forming H2O. This means that the as-deposited Al2O3 films are oxygen-rich (in 
the form of OH) while the annealed films are nearly stoichiometric. Thus, there are 
numerous phenomena that may cause the change in dipole with ALD cycles and 
annealing condition that we observed, but further investigation is required to identify 
which is dominant. 
5.8 Conclusions 
We have fabricated tunnel-active MOS diodes (Al-Al2O3-p-Si) that were expected 
contain a range of NF from +1 × 1012 cm-2 (as-deposited) to -2 × 1012 cm-2 (annealed). 
The ΦB vs. oxide thickness data does not agree with those derived from simulations or an 
analytical electrostatic model, indicating that the well-known fixed charge at alumina-
silicon interfaces does not affect ΦB in this system. This is the first time, to the best of our 
knowledge, that the fixed charge at annealed alumina-silicon interfaces has been absent. 
We hypothesize that the deposition of the metal may remove the fixed charge in sub-2 
nm alumina layers. It is also possible the fixed charge measured in MOSCAPs is not 
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present in the thin layers, although such a conclusion is inconsistent with prior 
reports.28,35 Our data is consistent with the presence of a dipole at the SiOx-Al2O3 
interface, which increases in magnitude with Al2O3 thickness in the as-deposited state but 
remains constant with thickness in the annealed state. The change in alumina or silicon 
oxide layer chemistry with annealing likely causes the dipole to be independent of the 
number of ALD cycles. Control over ΦB at high barrier height Si MOS contacts is 
important for Schottky barrier photovoltaics and other electronic devices, and these 
results indicate that the role of the dipole should be considered, rather than the well-
known fixed charge at alumina-silicon interfaces. 
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6 Preliminary work on future projects 
This chapter outlines work began but that was not carried out to completion in 
publishable form. Section 6.1 describes electrical measurements on MOSCaps made with 
traditional-grown Al2O3 and thin layers of NHALD-grown Al2O3 somewhere in the oxide 
layer with the goal of measuring the volume density of border traps and better controlling 
the NF and Dit of the MOSCap. Section 6.2 shows how the Schottky barrier height 
dependence on ALD Al2O3 oxygen precursors in the as-deposited and annealed state. 
Section 6.3 outlines an experiment through which the existence, polarity, and magnitude 
of an electronic dipole at the Al2O3/TiO2 can be measured. 
6.1 Ultrathin NHALD layers in an oxide stack 
In the study on the fixed charge present in NHALD-grown Al2O3 layers described 
in Chapter 3, I showed that border traps are likely present in NHALD-grown layers and 
are a detriment to their potential use in an industrial context as passivation layers.23 They 
do, however, contain a larger fixed charge than traditionally grown films, which may 
have a particular benefit in certain applications, such as maximizing the barrier height to 
increase the efficiency of MISPVs, reducing the barrier height to make low-resistance 
contacts, or modifying the threshold voltage of the gate in a MOSFET.106,109,120–122  
In order to take advantage of both the good chemical passivation of traditionally 
grown ALD Al2O3 and field-effect passivation of NHALD-grown Al2O3, films with both 
oxides present at certain locations may allow one to better control the overall electronic 
properties of the film.121,122 Preliminary work was done to prove that the observed Dit of 
NHALD-grown Al2O3 includes border traps and calculate their volume density. To do 
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this, I fabricated MOSCaps that are composed of both traditionally and non-
hydrolytically grown Al2O3 in various configurations (Figure 6.1). 
 
Figure	6.1:	MOSCap	structures	with	both	traditionally	grown	(light	green)	and	non-hydrolytically	grown	
(dark	green)	Al2O3	present.	(a)	MOSCaps	with	15	nm	total	Al2O3,	the	first	x	nm	(0-5)	in	contact	with	Si	is	
grown	hydrolytically.	(b)	MOSCaps	with	15	nm	total	Al2O3	including	a	3	nm	NHALD	layer	that	is	in	y	nm	(0,	
3,	6,	and	12)	removed	from	the	silicon.	
6.1.1 Experimental 
N-type (100) silicon (Cz-grown), resistivity 1–10 Ω cm (University Wafer), was 
diced into squares approximately 1.5 cm × 1.5 cm. The silicon was cleaned by sonication 
in isopropanol, followed by RCA-1 and -2 processes, and finally etched in 1% by volume 
(0.6 M) HF solution to remove the native oxide and half of the samples retained the 
chemically grown oxide. Immediately after the cleaning step, the samples were placed in 
the ALD at 150°C and heated to 300°C while under constant flow of nitrogen carrier gas. 
The NHALD procedure consisted of a 10 ms TMA pulse, 5 s exposure, 15 s purge in 
carrier gas, 100 ms IPA  pulse, 5 s exposure, and 15 s purge. Films with both traditional 
and NHALD present were completely deposited without breaking vacuum. 
All films were grown to 15 nm, utilizing a variable number of cycles of the 
traditional and non-hydrolytic chemistries. After ALD, the samples were annealed at 
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400°C in nitrogen for 20 min. Aluminum pads (area=0.006 cm2) were evaporated on the 
ALD film through a shadow mask and an indium-gallium eutectic was scratched into the 
backside of the Si for an ohmic contact. Capacitance and conductance measurements 
utilized a HP4194A impedance analyzer. Capacitance-voltage (C-V) sweeps were 
measured using a 100 kHz AC voltage. The samples were aged for 1 min before the C-V 
sweep. Aging consisted of holding the samples for 1 min at a bias 1V below the starting 
bias before sweeping the bias up. Conductance-frequency (G-f) scans from 10 kHz to 15 
MHz were used to calculate interface trap state density (Dit).57  
6.1.2 NHALD layer thickness at the silicon interface 
The first set of devices had a constant oxide thickness of 12 nm, but the first 0-5 
nm were non-hydrolytically grown using IPA. By increasing the thickness of the 
NHALD layer, my goal was to prove that non-hydrolytically grown Al2O3 did indeed 
contain border traps and calculate their volume density. Based on Yuan et al., border 
traps in an interface layer are only accessible within a certain distance of the 
semiconductor surface in a MOSCap.77 Thus, we also intended to find the maximum 
depth that border traps were accessible to charge carriers in the silicon. 
The C-V results are shown in Figure 6.2. The thickness of the NHALD layer at 
the interface clearly results in a monotonic shift the C-V curves, corresponding to an 
increase in negative fixed charge for thicker NHALD layers (Figure 6.3). This result 
reinforces the observation in chapter 3 that non-hydrolytically grown Al2O3 contains a 
larger fixed charge than traditionally grown films. It also shows that the fixed charge is 
increasing with the thickness of the NHALD layer. Prior research has shown that for 
larger thicknesses of silicon oxide between silicon and Al2O3, smaller negative fixed 
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charges are observed. Eventually, with large enough silicon oxide thickness, a positive 
fixed charge is observed, matching the positive fixed charge in pure SiO2 layers.29,34,38 
Additionally, growing HfO2 between silicon and Al2O3 has been shown to reduce the 
fixed charge to nearly zero with increasing HfO2 thickness, matching the zero fixed 
charge in pure HfO2 layers.29,30,38 Thus, the increase in fixed charge magnitude for 
increasing NHALD layers from 0 nm to 5 nm is expected based on the increased fixed 
charge magnitude in NHALD layers compared to traditionally grown layers.23 The fixed 
charge that changes with oxide thickness may indicate a bulk charge,30 but thicker oxide 
layers would need to be grown to determine where the charge is located. 
 
Figure	6.2:	Representative	CV	curves	measured	from	the	devices	shown	in	Figure	6.1a.	
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Figure	6.3:	Fixed	charges	corresponding	to	the	CV	curves	shown	in	Figure	6.2.	
In order to show that border traps are present, conductance-frequency 
measurements were carried out (Figure 6.4). The increase in conductance at lower 
frequency indicates that border traps are likely present. However, the low-frequency 
conductance is continually increasing, even for oxides up to 5 nm, meaning that the 
maximum length that border traps are accessible by charge carriers in silicon is at least 5 
nm from the surface. 
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Figure	6.4:	Conductance-frequency	measurements	at	flat-band	for	the	devices	described	in	Figure	6.1a.	
6.1.3 NHALD layer location in an oxide 
Next, MOSCaps were made with a 3 nm layer of NHALD-grown Al2O3 at 
varying locations in the oxide stack in order to determine if the electronic properties in 
the NHALD-grown layers influence the film properties when not in contact with the 
silicon. It has been shown that in an oxide stack with different oxides, the oxide that is in 
contact with SiO2 controls the fixed charge.122 We have shown a similar trend to that in 
literature (Figure 6.5); when the thin NHALD layer is within the oxide stack and not in 
contact with silicon, the fixed charge is the same regardless of the location of the 
NHALD layer. But the fixed charge is much larger when the NHALD layer is in contact 
with Si. Strangely, the inversion layer capacitance is similar for films with an NHALD 
layer in contact with Si or within the film, which would suggest a similar fixed charge 
despite the shift of Vfb. Furthermore, the reduction of inversion capacitance for films with 
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an NHALD layer in contact with the metal pad indicates the film surrounding the metal 
pad is not inducing an inversion layer in the film. 
 
Figure	6.5:	Representative	C-V	curves	from	the	devices	described	in	Figure	6.1b.	The	legend	shows	the	
thickness	of	traditionally	grown	ALD	between	the	3	nm	NHALD	layer	and	the	silicon.	
A similar trend is seen in the G-f data (Figure 6.6) in that the oxide in contact with 
the silicon determines the Dit properties. This is particularly true in the low-frequency 
regime, which shows an increased conductance for the device with NHALD grown Al2O3 
in contact with silicon, indicative of border traps (Figure 6.4). For the three devices with 
traditionally grown ALD in contact with silicon, the low frequency conductance is low, 
indicating that the border traps are too far removed from the surface (and separated by, 
low-defect-density traditional ALD alumina) to be accessed by charge carriers. 
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Figure	6.6:	Conductance-frequency	curves	measured	at	flat-band	voltage	showing	an	increased	
conductance	at	low	frequencies	when	NHALD	grown	oxides	are	in	contact	with	silicon	and	low	
conductance	when	it	is	removed	from	the	silicon	surface.	
6.1.4 Future work 
Future experiments would require the work in section 6.1.2 to be carried out with 
even thicker NHALD layers that show the maximum distance from the interface that 
border traps contribute to the conductance-frequency behavior. I expect that the Vfb shift 
observed in Figure 6.2 would also reach a maximum. Additionally, device physics 
simulations would be useful in determining a quantitative model for the tunneling 
coefficients of charge carriers into border traps. 
Another future experiment is related to section 6.1.3, in which the traditional 
ALD grown spacer between the Si and NHALD layer is between 0 and 3 nm. The goal of 
that experiment would be to find the minimum distance that a traditionally grown ALD 
Al2O3 is able to shield any border traps from being accessed during a CV or conductance-
frequency measurement. 
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6.2 Barrier height vs. ALD oxidant 
The typical ALD Al2O3 growth process involves sequential pulses of 
trimethylaluminum (TMA) and water. Numerous studies have shown that the TMA/water 
process result in films with up to 15 atomic percent hydrogen in the form of OH groups 
incorporated in the film in the as-deposited state.26,42,118,123,124 Annealing these films has 
been shown to reduce the density of OH groups in the film bulk.119,123,125 Furthermore, 
the water produced by the condensation reaction of two OH groups may increase SiO2 
growth at the Al2O3/Si interface via reaction with silicon.117,125 When O3 is used as an 
oxidant instead of water, there is less OH incorporation in the film in the as-deposited 
state, which results in a more stoichiometric Al2O3 film compared to those grown with 
water.118 Because O3 is a strong oxidizer, the SiOx layer formed at the interface is thicker 
than when water is used.124 Isopropyl alcohol (IPA) has also been used as an oxidant to 
grow ALD Al2O3, resulting in very little SiOx between the Al2O3 and Si.16,19,65 Due to the 
increased carbon content in IPA compared to water or O3, Al2O3 grown with TMA and 
IPA results in films with a larger number of carbonaceous contaminants compared to 
films grown with water or O3.23 Our goal in this study is to show how the differences in 
film and interface chemistry of tunnel-active Al2O3 films grown with these different 
oxidants affect the electronic properties of MOS Schottky diodes. 
6.2.1 Experimental 
The MOS diodes were grown on (100) p-Si (NA = 2 × 1015 cm-3) purchased from 
Virginia Semiconductor. Silicon was cleaned using the RCA-1 and RCA-2 processes and 
etched in 5% HF. Al back contacts were deposited via thermal evaporation and 
subsequently annealed to provide an ohmic contact. Al2O3 was deposited via thermal 
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ALD using TMA and an oxidant in an Ultratech Cambridge Nanotech S100 at a substrate 
temperature of 150°C. The three oxidants utilized were H2O (18 MΩ/cm), IPA (Sigma 
Aldrich, anhydrous, 99.5%), and O3 (5G Lab Benchtop, A2Z Ozone Inc., at a 
concentration of ~5% (by weight) O3 in O2). Tunnel-active layers were made with 17 
ALD cycles. Thick-oxide XPS samples were also made with 200 cycles. The samples 
were then separated into two groups: half were annealed at 450°C for 20 minutes in N2 
ambient, and the other half left in the as-deposited state. Aluminum was deposited on 
MOS diodes via thermal evaporation through a shadow mask. 
6.2.2 Results 
The ϕB values of the MOS Schottky diodes with interfacial layers formed using 
water, O3, or IPA as oxygen sources were measured by the Mott-Schottky method58 at 
100 kHz (Figure 6.7). All Mott-Schottky measurements resulted in linear 1/C2 vs. V data 
with extracted dopant densities in agreement with 4-point probe measurements and phase 
angles >89.9°. All devices with films in the as-deposited state had similar barrier heights 
around 900 meV. When annealing is considered, three clear trends are observed: the 
barrier height of the IPA-grown oxides do not change significantly with annealing, the 
barrier height of the O3-grown oxides display a decrease in ϕB, and the barrier height of 
the water-grown oxides have a drastic decrease in ϕB with annealing. In order to 
understand the underlying chemical cause of the ϕB shift, XPS data were acquired on all 
thin films (to probe the Al2O3/SiO2/Si stack) and thick films (to probe the Al2O3 
chemistry only). 
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Figure	6.7:	The	barrier	height	of	the	MOS	devices	as	measured	by	the	Mott-Schottky	method.	
  Figure 6.8 shows the interfacial SiO2 thickness and average silicon oxidation 
state.117 The most drastic changes are observed in the films grown with water: the SiOx at 
the interface has the largest increase in thickness and the stoichiometry of the SiOx 
changes most. The O3-grown films do not change significantly in terms of stoichiometry 
but do have the largest SiOx thickness. IPA-grown films contain the thinnest SiOx layers 
both in the as-deposited and annealing state. They also display the least stoichiometric 
interface layers after annealing.  
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Figure	6.8:	(a)	Thickness	of	the	interfacial	SiOx	as	measured	by	XPS.	(b)	The	separation	of	the	elemental	Si	
peak	from	the	Si4+	peak.	
XP spectra were measured for thick (>10 nm) oxide films in order to measure the 
chemical changes in the “bulk” ALD films before and after annealing. As has been 
observed by others, the O1s region contains two peaks, one corresponding to Al-O-Al at 
lower binding energy and one corresponding to Al-O-H at a higher binding energy.119,126 
Figure 6.9 shows the O1s peaks of the H2O-grown oxide before and after annealing. The 
percent of the curve corresponding to the Al-O-H peak is decreased for annealed samples.  
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Figure	6.9:	Percent	of	the	O1s	peak	that	is	attributed	to	Al-O-H	bonds.	The	balance	of	the	O1s	peak	is	
attributed	to	Al-O-Al	bonds.	
6.2.3 Discussion 
We have shown that MOS diodes with Al2O3 films grown with water have a 
lower barrier height after annealing than in the as-deposited state. As discussed earlier, 
there are two major factors that have been shown to affect dipole strength: the 
stoichiometry of the Al2O3 and SiOx and the thickness of the Al2O3 and SiOx. In the case 
of Al2O3/SiOx, the dipole should point toward the silicon because of the greater oxygen 
areal density of the Al2O3 compared to SiO2. This dipole will decrease the barrier height 
of an MOS diode with a p-Si substrate.  
Annealing the oxide/semiconductor structures reduces the oxygen volume density 
in Al2O3 (via condensation of OH species in the film) and increases the oxygen volume 
density of SiOx to near stoichiometric values.117 Assuming the oxygen areal density 
difference controls dipole strength, the dipole should become weaker after annealing, 
causing an increase in barrier height, opposite of the trend we observe. This means that 
either the volume density of oxygen in the Al2O3 films do not affect the oxygen areal 
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density at the Al2O3/SiOx interface, or the oxygen areal density difference is not 
dominating the barrier height. Additionally, the theory posited by Kita and Toriumi 
assumes the oxygen areal density according to crystalline oxides, while our oxides are 
amorphous and contain some hydroxides.45 The presence of OH groups in lieu of 
bridging oxygen likely also influences the dipole magnitude.46 
Another factor that has been shown to affect dipole strength is the thickness of the 
constituent oxides. A critical thickness is needed to achieve some maximum dipole 
magnitude. Increasing SiOx thickness from 0 to a few nanometers has been shown to 
produce an increasing dipole magnitude.48 The large change in SiOx thickness with 
annealing for the water-grown samples results in a large increase in the dipole strength 
and thus the barrier height, with a smaller change for the O3-grown devices. While the 
IPA grown devices do have a large change in SiOx thickness, even the annealed devices 
display a thinner interfacial oxide than H2O or O3 grown devices, likely due to a 
decreased tendency of IPA to oxidize the Si substrate. Thus, though the thickness of the 
interfacial SiOx does show a large increase in IPA-grown devices with annealing, the 
thickest SiOx layers are still less than 1 nm and may not result in the formation of a large 
dipole. Ozone-derived diodes have the thickest SiOx layers of the as-deposited and 
annealed samples and a larger barrier height than the H2O-based devices, which is 
opposite of the trend that would result from a dipole magnitude controlled by either 
silicon or metal oxide thickness. Thus, the dipole likely does not account for the change 
in barrier height for the different oxygen sources. 
Aside from dipoles, the presence and chemistry of contaminants have been shown 
to affect electronic properties in MOS structures. Kim et al.118 showed that Al2O3 has 
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different concentrations and distributions of carbon, hydrogen, and hydroxyl 
contaminants when grown with either water or ozone as the oxygen source. By measuring 
capacitors made with H2O- or O3-grown oxides, they showed that H decreases the 
breakdown voltage while C and OH do not affect breakdown voltage. The amount of 
hydrogen may be the cause of a higher surface recombination velocity (SRV) by 
deteriorating the crystalline quality of the silicon beneath the interface, as suggested by 
Werner et al. and Van de Walle et al.28,127 Thermal ALD Al2O3 films grown with H2O 
have been shown to contain large amounts of H, while films grown with O3 contain 
less.64,118,124 To our knowledge, there have been no studies that have shown the hydrogen 
incorporation in ALD Al2O3 films grown with IPA as an oxidant. Based on the excess 
carbon incorporated in the film shown in chapter 3, I expect a majority of the hydrogen 
incorporated in the IPA grown films to be bonded to hydrogen. I also expect all films to 
contain a minimal density (< 2%) of OH groups in the film based on the 300˚C growth 
temperature, though different OH densities may still exist and still have an effect on the 
electronic properties.90  
6.2.4 Future Work 
I hypothesize that the impurities in the films left behind from the oxidants are 
controlling the barrier height. These may be carbon and/or hydroxides. Hydroxide groups 
can impart hydrogen to the surface during the annealing process, which may cause some 
damage to the crystalline surface,28,128 thus lowering the barrier height. IPA-based 
process may result in the fewest OH groups due to the large steric hindrance in the 
growth process, as well as a significant amount of carbon impurities. Though a different 
change in barrier height is observed after annealing for alumina films grown with 
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different oxygen precursors, the presence, concentration, and location of impurities in the 
oxides is the key understanding the factors affecting barrier height. Specific 
determination of the location of the hydrogen in the film would require secondary ion 
mass spectroscopy (SIMS) measurements. 
6.3 High-k/high-k dipoles 
Finally, I have done some preliminary work on analyzing the presence and 
magnitude of electronic dipoles at the interface of two high-κ oxides, Al2O3 and TiO2. 
Some previous work has suggested that no dipole exists at this interface when measured 
using Vfb as a proxy for dipole,44,47 while other work suggests dipoles at the high-κ/high-κ 
interface do exist and can modify the contact resistance of an MOS diode.121 The goal of 
this work is to understand the effect that such a bilayer structure has on the barrier height 
of a MOS diode. 
6.3.1 Experimental 
The experiment that I designed for this work consisted of measuring the 
thickness-dependent barrier height of MOS diodes with four different oxide 
configurations (Figure 6.10). These consist of Al2O3 and TiO2 both as pure oxides and as 
bilayer structures grown via ALD. Fabrication started with the cleaning of p-type (100) 
silicon with an ultrasonic IPA rinse, the RCA process, and an HF etch to remove the 
silicon oxide. Aluminum metal was deposited on the back of the silicon and annealed (N2 
atmosphere, 500˚C, 30 minutes) to make an ohmic contact. The annealing step would 
result in the growth of a thin silicon oxide, which was left on the samples so that the 
high-κ/SiO2 dipole would be present in all cases. The Al2O3 and TiO2 ALD processes 
were both carried out at 150˚C in the Savannah S-100. The Al2O3 growth parameters 
105	
	
were identical to those described in chapter 5. The ALD precursors for TiO2 growth are 
water and tetrakisdimethylamido titanium (TDMAT). TDMAT is a liquid at room 
temperature and needs to be heated to 75˚C in order to have sufficient vapor pressure to 
grow via the ALD process. The growth rate per cycle of TiO2 grown with TDMAT and 
water is about 0.5 Å/cycle, while that of Al2O3 grown with TMA and water is about 1 
Å/cycle. Figure 6.10 describes the configuration of the samples grown for this work. All 
devices were left in the as-deposited state, as the as-deposited devices in chapter 5 
showed the largest shift in ϕB with oxide thickness. 
 
Figure	6.10:	Structure	of	MOS	diodes	containing	Al2O3	and/or	TiO2	in	various	configurations	and	
thicknesses:	(a)	Al2O3	base	layer	only,	(b)	TiO2	capping	layer	on	top	of	Al2O3	base	layer,	(c)	TiO2	base	layer	
only,	and	(d)	Al2O3	capping	layer	on	top	of	TiO2	base	layer.	Base	layers	vary	from	zero	to	21	Å	in	3	Å	steps,	
and	capping	layers	are	1	nm.	
By measuring the difference in ϕB for diodes with thick and thin base layers with 
and without capping, we believe that the dipoles can be measured. Equations 6.1-6.4 
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describe the expected parameters that would control the dipole for the four oxide 
configurations shown in Figure 6.10. 
 𝜙! = 𝑆𝜙!" − 𝑞𝑉!" − ∆!"!!! !"#! − ∆!"#$% !"!!! (6.1) 
 𝜙! = 𝑆𝜙!" − 𝑞𝑉!" − ∆!"!!! !"#! − ∆!"#! !"!!! − ∆!"#$% !"!! (6.2) 
 𝜙! = 𝑆𝜙!" − 𝑞𝑉!" − ∆!"!! !"#! − ∆!"#$% !"!! (6.3) 
 𝜙! = 𝑆𝜙!" − 𝑞𝑉!" − ∆!"!! !"#! − ∆!"!!! !"#! − ∆!"#$% !"!!! (6.4) 
where ϕMS is the work function difference between the metal and the 
semiconductor, S is the pinning factor (a measure of the strength of Fermi level pinning 
between 1 and 0, where 0 means fully pinned and 1 means not pinned at all), Vox is the 
voltage dropped across the entire dielectric stack with zero applied bias, and Δx/y is the 
dipole at the X/Y interface of material X on top of material Y. Equation 6.1, 6.2, 6.3, and 
6.4 correspond to the layer stack configuration of Figure 6.10a, b, c, and d, respectively. 
Literature has shown that the dipoles at interfaces between a metal and an oxide are 
negligible, so the last term in Equations 6.1-6.4 would be ignored in all cases.129 
Furthermore, the sign of opposite dipoles (e.g., ΔAl2O3/TiO2 and ΔTiO2/Al2O3) should be 
equivalent in magnitude but have an opposite polarity.44,47,48 Finally, the voltage drop 
across the oxide should be minimal as the expected voltage drop across a very thin 
dielectric stack with the expected electric fields present should be minimal. 
6.3.2 Results and discussion 
So far, only the devices shown in Figure 6.10a and Figure 6.10b have been made 
and measured. The Mott-Schottky method was used to measure the barrier height of the 
devices (Figure 6.11). When only an Al2O3 layer is present, the barrier height does not 
have any significant trend with thickness. When TiO2 is used as a capping layer, 
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however, the barrier height seems to stay roughly constant for the thinnest Al2O3 layers, 
but decrease to the same barrier height as pure Al2O3 layers with thicker Al2O3.  
 
Figure	6.11:	Barrier	heights	measured	using	the	Mott-Schottky	method.	Lower	thicknesses	in	base	layers	
result	in	barrier	heights	that	depend	on	the	capping	layer,	but	thicker	base	layers	result	in	similar	barrier	
heights	with	or	without	capping	layers.	
The disparity between the ϕB for capped and uncapped Al2O3 MOS diodes 
indicates that the dipole at the Al2O3/SiO2 is different than the TiO2/SiO2 dipole. The fact 
that the ϕB is similar when a thick Al2O3 layer is present with or without a TiO2 capping 
layer indicates that the TiO2/Al2O3 interface likely does not contain a dipole. The shift of 
ϕB from >0.89 eV to <0.88 eV with thickness for TiO2 capped samples shows the 
formation of the Al2O3/SiO2 dipole and the elimination of the TiO2 dipole, as is expected 
based on the thickness of the oxides.44,47,48 It also shows that the difference in dipole 
between Al2O3/SiO2 and TiO2/SiO2 is on the order of about 20 meV.  
Interestingly, the relatively constant ϕB of the Al2O3 only data from the intimate 
Al/SiO2 interface (0 cycles of Al2O3) all the way up to 2.1 nm of Al2O3 suggests that 
there is no dipole at the Al2O3/SiO2 interface. One explanation for this observation is that 
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the Al deposited directly onto SiO2 can be oxidized which would create a thin Al2O3 
layer, thus imparting an identical dipole to the case with Al2O3 deposited via ALD. 
6.3.3 Future work 
Future work on this project includes making the devices described in Figure 6.10c 
and Figure 6.10d and measuring the barrier heights. I expect that the devices with thicker 
TiO2, regardless of the presence of an Al2O3 capping layer, will display similar barrier 
heights. Furthermore, based on the data for a TiO2 capping layer and no Al2O3 in Figure 
6.11, I expect the devices with thicker TiO2 to have a barrier height between 0.89-0.90 
eV. 
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7 Conclusions 
Atomic layer deposition (ALD) has been shown to be able to modify the 
electronic properties of aluminum oxide/silicon interfaces based on the silicon starting 
surface, the ALD growth chemistry, the ALD growth temperature, the number of cycles 
used to grow thin films, and the post-deposition annealing condition. By varying these 
properties, additional insight into the mechanistic control of fixed charges, electronic 
defects, and electronic dipoles has been gained. Further understanding of the mechanisms 
dominating the electronic properties of ALD oxide/silicon interfaces is necessary for the 
development of better electronic devices. 
The growth of Al2O3 via non-hydrolytic atomic layer deposition (NHALD) via 
isopropanol (IPA) and trimethylaluminum (TMA) was compared to a traditional ALD 
chemistry (TMA + H2O). Films grown with isopropyl alcohol contained a higher fixed 
charge than traditionally grown films (-3.5×1012 vs. -0.8×1012 q/cm2, respectively), but 
they also contained electronic traps at the interface and traps in the oxide bulk, called 
border traps. This work was the first to compare the fixed charge and trap states between 
non-hydrolytically and traditionally grown ALD Al2O3, showing that the excess traps in 
the NHALD oxide are carbon trapped in the film and that the traps are accessed via a 
trap-assisted tunneling mechanism. 
The growth of Al2O3 over a wide temperature range (50°C-300°C) was shown to 
produce films with a maximum fixed charge at a growth temperature of ~100°C (-2×1012 
to -2.75×1012 q/cm2 for films grown on H-terminated silicon or with the RCA oxide 
present, respectively). The sharp decrease in fixed charge for films grown at 50°C, as 
well as the apparent presence of silicon dangling bonds seems to contradict the higher 
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concentration of OH that is expected to be present in films grown at low temperatures. 
However, the low density of the films allows for the effusion of hydrogen and oxygen 
containing species that are responsible for the passivation of dangling bonds and 
formation of the fixed charge, respectively. My work was the first time that a maximum 
fixed charge exists in ALD deposited Al2O3 films on Si after annealing based on the 
deposition temperature. This behavior suggests that fixed charge is a result of oxygen 
interstitial defects caused by excess oxygen in the as-deposited film, but that low-density 
films will not contain these defects due to the increased effusion of oxygen containing 
species during annealing. 
The modification of fixed charge from the as-deposited to annealed case was 
expected to controllably modify the barrier height of MOS diodes, which was shown in 
device physics simulations. Surprisingly, there is no evidence that the fixed charge is 
present based on the Schottky barrier height. This study is the first time that thin (< 2 nm) 
Al2O3 films have not been shown to contain a fixed charge even when processed 
identically to thick (~10 nm) Al2O3 films that do contain large, negative fixed charge 
after annealing. Rather, electronic dipoles (the magnitude of which are dependent on the 
thickness and stoichiometry of the SiOx at the interface) play a part in determining the 
barrier height of MOS diodes. As-deposited devices have diode that is increasing in 
magnitude with increasing number of ALD cycles, while annealed devices display a 
constant diode. The magnitude of the dipole is related to the thickness and stoichiometry 
of the interfacial silicon oxide that is grown during the ALD process. 
Finally, I have collected some data that paves the way for future work in mixed 
traditional/NHALD oxides, deposition chemistry of MOS diode insulators, and high-κ 
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bilayers. The properties of oxides containing thin NHALD and traditionally grown Al2O3 
layers are shown to be dominated by the oxide that is in contact with the silicon. The 
volume density and tunneling coefficient of border traps present in the NHALD layer 
could likely be calculated with these structures. The barrier height of MOS diodes has 
been shown to be constant for Al2O3 layers grown with H2O, IPA, and O3 as ALD 
oxygen precursors in the as-deposited state. After annealing, films grown with these three 
oxygen precursors produce different barrier heights, I believe due to the different 
contaminants left behind by the different oxidants. Finally, by measuring the barrier 
heights of MOS diodes with Al2O3 and TiO2 in various configurations, the existence and 
magnitude of a high-κ/high-κ dipole can be measured. 
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8 Appendices 
8.1 Appendix A: HP4194A graphical user interface, standard operating 
procedure, and analysis scripts 
8.1.1 Graphical User Interface (GUI) 
 
Figure	8.1:	GUI	that	controls	the	HP4194A	from	Matlab.	
The following numbered list corresponds to the numbered segments of the GUI 
shown in Figure 8.1. 
1. Toggle button for Capacitance-Voltage (C-V) or Capacitance-frequency (C-f) 
sweep. Needs to be toggled at least once for program to run properly. 
2. Toggle button for sweeping from high à low or low à high voltage or 
frequency. Needs to be toggled at least once for program to run properly. 
3. Data type radio buttons control the output of the measured data. Needs to be 
changed at least once for program to run properly. 
4. Averaging number is a measure of how long each point is measured. Needs to be 
changed at least once for program to run properly. 
5. Number of steps in the measurement. Must be between 2 and 401. 
6. Integration time sets the relative scan speed 
• IMPORTANT NOTE: Short or Medium Integration time results in a 
measurement that is slower at low frequency and faster at high frequency. 
Long Integration time results in constant scan rates for all frequencies. 
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7. High limit for voltage or frequency. 
8. Low limit for the voltage or frequency. 
9. Spot voltage is the voltage that is held during a capacitance-frequency sweep. 
Even though it is unused in a capacitance-voltage measurement, a value still 
needs to be put in. 
10. Spot frequency is the voltage that is held during a capacitance-voltage sweep. 
Even though it is unused in a capacitance-frequency measurement, a value still 
needs to be put in. 
11. Oscillating Voltage is the AC voltage. For C-V measurements, 0.1 is a good AC 
voltage as the data is less noisy than smaller AC voltages. For C-f measurements, 
0.025 V is the typical value as the instrument displays errors above ~100 kHz for 
higher AC voltages. 
12. Whatever is present in this field is what the raw data file will be called, along with 
an added “.txt”. 
13. The “Sweep” button starts the sweep using all of the parameters in 1-11. 
• NOTE: If a C-V sweep is run, the bias will be held at the end of the 
measurement. There is no way to turn it off outside of changing the HP to 
frequency sweep mode. 
14. The “Hyst. Sweep” button starts a measurement based on 1-11, saves the data, 
sweeps in the opposite direction (but otherwise with the same parameters), and 
saves the data again. 
15. The Auto Scale button scales the axis on the HP screen to fit all of the data. The 
default ranges are nearly nonsense, so this button will have to be used after the 
first measurement after turning the HP on. 
16. The “Circle Measurement” button starts a measurement at zero, measures either 
toward either the high or low voltage (in the direction indicated in “2”), then 
measures the entire range, then measures from the second endpoint to zero. Each 
leg of the measurement is automatically saved. This way the measurements starts 
and stops at zero, not inducing any large jumps in voltage.  
17. This button will save the data currently displayed on the HP screen as an ASCII 
file in the same folder that the GUI is saved in. 
• NOTE: After saving the data, the HP will be changed to frequency-sweep 
mode if it was not already so that any bias may be turned off. This will 
remove the data from the HP screen. 
18. This is a toggle button that changes the mode to “Auto Save”. When in “Auto 
Save” mode, the data will save as soon as the sweep is completed. Note that it will 
only work when the button is toggled BEFORE the measurement begins. 
19. This is a toggle button that changes the mode between “Measure Mode” and 
“Contact Mode”. “Measure Mode” allows for the measurement and recording of 
data. “Contact Mode” begins a capacitance-frequency measurement between 1-10 
kHz with no applied bias.  
In order to make reliable, soft contact, position the probe above the pad 
and engage “Contact Mode”. Ensure that the range on the screen of the HP4194A 
is such that a capacitance or conductance signal can be observed when contact is 
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made. SLOWLY lower the probe until there is a jump in the capacitance and/or 
conductance, immediately stop lowering the probe, and gently close the lid. Press 
the toggle button again and a measurement is ready to be made. 
20. This button starts a series of C-V measurements at different frequencies or a 
series of C-f measurements at different voltages. Each measurement will be run 
using the settings in 1-11, as well as 20-22.  
21. This button starts a series of C-V measurements at different frequencies or a 
series of C-f measurements at different voltages, just like 18. The difference is 
that each frequency or voltage that a measurement takes place at will sweep both 
up and down, saving both data files. Each measurement will be run using the 
settings in 1-11, as well as 20-22.  
22. This is the first voltage or frequency that a C-f or C-V, respectively, sweep will be 
measured at. 
23. This is the last voltage or frequency that a C-f or C-V, respectively, sweep will be 
measured at. 
24. This is the number of voltages or frequencies that a C-f or C-V, respectively, 
measurement will be made at. 
This toggle button must be set to “Go” in order for the repeated measurements to 
run. At any time during the measurement, this can be toggled to “Stop” in order to stop 
the measurement after the current sweep. 
 
8.1.2 Standard Operating Procedure 
• Turn on the: 
1. HP4194A 
§ When the HP is first turned on, it will start running. Push the button that says 
“single” when the axis appears on the screen of the HP. 
2. Vacuum pump 
• Open “HP4194A_GUI_v8_1. m”, run the script, and the GUI will open 
• Place the sample to be measured in the center of the chuck 
• Open up the vacuum valve marked with the large circle 
• Move the sample a little bit (~1 mm) in order to make optimal contact between the 
back and the chuck 
• Move the probe above the measurement pad and lower the probe until it is close to, 
but not in contact with, the pad. For complete contacting procedure, see number 19 
above. 
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8.1.2.1 Measuring a CV curve on a MOS capacitor 
• Settings should be “CV” in 1 and “Cp-Gp data” in 3 
• Devices should be measured from inversion to accumulation, so the measurement 
direction should be “Sweep Up” for n-Si devices and “Sweep Down” for p-Si 
devices 
• After a CV measurement, the HP holds the final DC voltage on the device under 
test (DUT). This can cause unintentional charging. If more than one CV curve is 
going to be measured, an extra sweep should be made in the opposite direction 
than intended so that the voltage is already at the starting point instead of jumping 
from the end to the beginning. 
• Especially in as-deposited devices, the measured flat-band voltage can change 
based on the scan speed and how long the voltage was held on before the 
measurement.  
• If one is concerned with large voltage jumps, the “Circle Measurement” can be 
used instead. It is advised to perform a circle measurement before any other 
measurements so that the device’s properties are measured before other voltage 
stresses. 
 
8.1.2.2 Measuring a set of Conductance-Frequency measurements on a MOS 
capacitor 
• Before beginning the measurement, a good CV curve needs to be measured as the 
flat-band voltage and midgap needs to be known. 
• First, make sure that “C-f Sweep” is selected in field 1 
• Sweep a single measurement at the voltage corresponding to C/Coxide ~ 0.1, which 
roughly corresponds to midgap. Frequency range should go up to 15 MHz on the 
high end and not above 100 kHz on the low end. 
• This measurement in particular is often made over a range of voltages, utilizing 
the “Repeated Measurements” section on the right of the GUI. Start voltage 
should be equal to the single sweep in the above point, and the end voltage should 
be equal to the flat-band voltage. 
 
8.1.2.3 Measuring a Mott-Schottky measurement on MOS diodes 
• Field 1 should be set to “C-V Sweep” 
• Measurement range should start at 1 volt in reverse bias and end at 0 volts. 
• This measurement will only work with good diodes. Poor or leaky diodes will 
pass significant direct current in reverse bias. If the system starts beeping during 
the measurement and the error “DC Overload” shows, remove the probe from the 
DUT immediately. 
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8.2 Appendix B: Keithley 2450 graphical user interface, standard operating 
procedure, and analysis scripts 
8.2.1 Graphical user interface 
 
Figure	8.2:	GUI	which	controls	the	Keithley	2450	from	Matlab	
The following numbered list corresponds to the numbered segments of the GUI 
shown in Figure 8.2. 
1. Start voltage will be the starting voltage of the I-V sweep in volts 
2. Stop voltage will be the end voltage of the I-V sweep in volts 
3. Voltage step will be the voltage separation of each measurement point in 
millivolts NOTE: The value put in is millivolts, NOT volts 
4. Whatever is present in this field is what the raw data file will be called, along with 
an added “.txt”. 
5. This button starts the current-voltage measurement. 
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6. This button saves the data as an ASCII file in the same folder that the GUI is 
saved in.  
7. This field has two uses: First, when the “Set Temperature” button is pushed, the 
temperature of the chuck will be set to the temperature in this field. Second, at the 
end of a current-voltage-temperature measurement, the chuck will be set to this 
temperature after the last I-V sweep. 
8. This is the first temperature that an I-V sweep will be measured at. 
9. This is the last temperature that an I-V sweep will be measured at. 
10. This is the temperature step size for the I-V-T measurement 
11. This button will set the chuck temperature to the value in the “Set Temperature” 
field. 
12. This button will begin an I-V-T measurement. The chuck will first be set to the 
temperature in the “Start Temperature” field, make a current-voltage 
measurement, save the data, increase the temperature by the value in the 
“Temperature Step” field, and repeat until the “End Temperature” is reached. 
Finally, the temperature will be set to the value in the “Set Temperature” field. 
13. This button will check and display the temperature that the chuck is currently at. 
14. This is a toggle button that allows the user to halt an I-V-T measurement. By 
changing the button from “Continue” to “Stop”, the measurement will stop after 
the next I-V sweep and the temperature will be set to the value in the “Set 
Temperature” field.  
 
8.2.2 Standard operating procedure 
• Turn on the: 
1. Keithley 2450 
2. Omega temperature controller 
3. Chiller 
4. Vacuum pump 
• Open “k2450_GUI_v4_Thermal.m” and run the script and the GUI will open. 
• Place the sample to be measured in the center of the chuck 
• Open up the vacuum valve marked either with a dot or a small circle 
• Move the sample a little bit (~1 mm) in order to make optimal contact between the 
back and the chuck 
• Move the probe above the measurement pad and lower the probe until the probe is 
close to the measurement pad but not in contact. 
• On the screen of the Keithley 2450, set the bias voltage to some voltage that will not 
damage the device. For example, an MOS diode made on p-type silicon is forward 
biased with a negative voltage, so a voltage of -0.5 will likely not damage the device. 
• A message will likely come up on screen which alerts the user that the instrument 
is now being controlled from the front panel instead of remotely (via Matlab). 
Press OK. 
• Also ensure that the instrument is set to source/measure from the rear of the 
instrument, not the front.  
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• Next, press the On/Off button, which will then turn blue, indicating that a voltage is 
being applied to the probe. 
• SLOWLY lower the probe, while watching the current readout. The current will be in 
the single pA range at open-circuit, but will increase considerably when the probe has 
made contact with the pad. When the current has increased in this way, stop lowering 
the probe and carefully close the lid to the dark box. 
• Push the lit blue button again so that voltage in no longer being applied. 
• Input the desired parameters  
• Start voltage, stop voltage, voltage step, and file name for I-V measurements 
• Start voltage, stop voltage, voltage step, file name, set temperature, start 
temperature, end temperature, and step temperature for I-V-T measurements 
• Press the “Run IV Sweep” button (for I-V measurements) or “Temp. Dependent Test” 
button (for I-V-T measurements) 
• For I-V measurements, press the “Save Data” button after the 
measurement has concluded. 
8.3 Appendix C: Selected Analysis Scripts 
This appendix contains MatLab scripts that calculate important figures of merit 
from I-V, C-V, and G-f measurements. 
8.3.1 Measure barrier height from single temperature IV data (k2450_BH.m) 
% Script uses data saved in .txt files from "k2450_GUI_v4_Thermal.m" 
% Caluclates and saves the barrier height from the forward bias region 
of 
% single-temperature IV curves. 
  
% Make sure getfileinfo.m is in the same folder 
[filename,pathname,filterindex]=getfileinfo(''); 
  
for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f','Delimiter',' '); 
    V = C{1}; 
    I = C{2}; 
     
    fclose(rfid); 
     
    % Ensure data goes from negative to positive 
    if V(1) > V(5) 
        V = flip(V); 
        I = flip(I); 
    end 
     
    % Make log and ln variables 
    Ilog = log10(abs(I)); 
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    lnI = log(abs(I)); 
     
    % Range to fit linear region 
    Vstart = -.5; 
    Vfinish = -.1; 
    Vst = find(V>Vstart,1,'First'); 
    Vfin = find(V<Vfinish,1,'Last'); 
    if Vst>Vfin 
        Vfit = V(Vfin:Vst); 
        Ifit = Ilog(Vfin:Vst); 
    else 
        Vfit = V(Vst:Vfin); 
        Ifit = Ilog(Vst:Vfin); 
    end 
     
    % Fit a line to the linear saved part 
    linreg = fit(Vfit,Ifit,'poly1'); 
    fitval = coeffvalues(linreg); 
    intercept = 10^fitval(2); 
    slope = log(10^abs(fitval(1))); % Linear fit is done is base 10,  
                                    % but n is calculated from the ln 
data 
     
    area = 0.0055; 
    kt = 0.026; % eV 
    T = 297; % K 
     
    % Figure out what richardson constant  
    % to used based on linear region slope 
    n(j) = 1/(kt*slope); 
    if Vstart<0 && n(j)<5 
        rich = 32; 
    elseif Vstart>0 && n(j)<5 
        rich = 112; 
    elseif Vstart<0 && n(j)>5 
        rich = 112; 
    elseif Vstart>0 && n(j)>5 
        rich = 32; 
    end 
    BH(j) = kt*log((area*rich*T*T)/intercept); 
    nombre{j} = name; 
     
    % Linear region where the series resistance is calculated 
    Vi = -.9; 
    Vf = -.35; 
    rintercept = fitval(2); 
    rslope =fitval(1); 
     
    lowerx=find(V>Vi,1,'First'); 
    upperx=find(V<Vf,1,'Last'); 
    if upperx>lowerx 
        Vdata = V(lowerx:upperx); 
        Idata = Ilog(lowerx:upperx); 
        Irs = I(lowerx:upperx); 
    else 
        Vdata = V(upperx:lowerx); 
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        Idata = Ilog(upperx:lowerx); 
        Irs = I(upperx:lowerx); 
    end 
     
    Vfit = (Idata-rintercept)/rslope; 
     
    dv = abs(Vdata-Vfit); 
    Rseries = dv./abs(Irs); 
    Rs(j) = max(Rseries); 
     
    samp = regexp(name,' ','split'); 
    asamp = samp{2}; 
    set = regexp(asamp,'-','split'); 
    nom = set{1}; 
     
end 
  
% Get the average and standard deviation from all curves analyzed 
nombre{j+1} = 'Average'; 
nombre{j+2} = 'Standard Deviation'; 
BH(j+1) = mean(BH(1:j)); 
BH(j+2) = std(BH(1:j)); 
BH = BH'; 
n(j+1) = mean(n(1:j)); 
n(j+2) = std(n(1:j)); 
n = n'; 
Rs = Rs'; 
Rs(j+1) = mean(Rs); 
Rs(j+2) = std(Rs); 
nombre = nombre'; 
  
T = table(BH,n,Rs,'RowNames',nombre); 
 
writetable(T,[nom,' IV 
Data.txt'],'Delimiter','\t','WriteRowNames',true); 
T 
clear all 
 
8.3.2 Series-resistance correction for C-V data for n-Si samples (Rs_nSi.m) 
% Make sure getfileinfo.m in the same folder 
[filename,pathname,filterindex]=getfileinfo(''); 
  
% Input the metal WF and Si doping density 
% Calculate the silicon work function. 
metalWF = 4.08; % Al=4.08 Au=5.1 Ag=4.26? 
nd = 3e15; % This is the doping density 
area = 0.0055; % cm^2 
  
% Select a high-frequency CV .txt file 
for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
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    C = textscan(rfid,'%f %f %f %f', 'Delimiter', ' '); 
    V = C{1}; 
    Cap = C{2}; 
    G = C{3}; 
    Coxide = C{4}; 
     
    fclose(rfid); 
     
    Gs = smooth(G); 
    Caps = smooth(Cap); 
    Gma = Gs(length(Gs)); % Accumulation conductance 
    Cma = Caps(length(Caps)); % Accumulation capacitance 
     
    % Have the measurement frequency followed by a space and "Hz" in 
the 
    % title 
    nom = regexp(name,' ','split'); 
    unitname = 'Hz'; 
    unitlocm = strcmp(nom,unitname); 
    unitloc = find(unitlocm); 
    freq = nom(unitloc-1); 
    if isempty(unitloc) == 1 
        freq = 1e5; % If not specified in filename, assume 100 kHz 
    else 
        freq = str2double(freq{1}); 
    end 
     
    Coxide(5) = freq; 
    w = freq*2*pi; 
     
    % Calculates the series resistance by forward bias C, G, and w 
    Rs = Gma/(Gma^2 + (w^2)*(Cma^2)); % Series resistance 
    Cox = (Cma*(1+(Gma/(w*Cma))^2)); % Oxide capacitance 
    Coxide(4) = Rs; 
    Coxide(1) = Cox; 
     
    % C and G values corrected for series resistance 
    a = Gs - (Gs.^2 + (w.^2).*(Caps.^2))*Rs; 
    Ccorr = ((Gs.^2+(w.^2).*(Caps.^2)).*Caps)./(a.^2 + 
(w.^2).*(Caps.^2)); 
    Gcorr = ((Gs.^2+(w.^2).*(Caps.^2)).*a)./(a.^2 + (w.^2).*(Caps.^2)); 
    Ca = Ccorr/area; 
    Ga = Gcorr/area; 
    Caox = Cox1/area; 
         
    % Calculate flatband capacitance and Vfb 
    Cfbp = (11.68*8.854e-14)*sqrt((1.6e-19*nd)/(.026*11.68*8.854e-14)); 
    Cfb = ((1/Cfbp)+(1/Caox))^-1; 
    low = find(Ca < Cfb,1,'last'); 
    high = low+1; 
    Vfb = (((Cfb-Ca(low))/(Ca(high)-Ca(low)))*(V(high)-V(low)))+V(low); 
    Coxide(3) = Vfb; 
     
    % Display the series resistance and oxide capacitance 
    Rss = num2str(Rs); 
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    Coxs = num2str(Cox); 
    results = [name,' Rs = ',Rss,' ohms & Cox = ',Coxs,' F']; 
    disp(results); 
     
    % Find Hill-Coleman Dit, which I have found to be fairly 
inaccurate, 
    % but it's here anyway 
    sG = fit(V,Gcorr,'spline'); 
    dG = differentiate(sG,V); 
    dG = smooth(dG); 
    dsG = fit(V,dG,'spline'); 
    ddG = differentiate(dsG,V); 
    ddG = smooth(ddG); 
    ddG = smooth(ddG); 
    Gpeaki = find(ddG == min(ddG)); 
    Gpeak = Gcorr(Gpeaki); 
    Cpeak = Ccorr(Gpeaki); 
    hcdit = ((2*Gpeak)/(w*1.6e-19*area))*((Gpeak/(w*Cox))^2 + ... 
(1-(Cpeak/Cox))^2); 
    Coxide(6) = hcdit; 
     
    % Calculate fixed charge 
    siWF = 0.56-0.026*log(nd/1.45e10)+4.05; 
    Coxide(2) = nd; 
    wms=metalWF-siWF; 
    Nf = -((Vfb-wms)*Cox)/(area*1.6e-19); 
    Coxide(7) = Nf; 
     
    % Save all the calculated parameters in the column "Coxide", with 
the 
    % rest of the column saved as NaNs  
    corrdata = [V,Ccorr,Gcorr,Coxide]; 
    newname = [name,' Rs Corrected.txt']; 
    save(newname,'corrdata','-ascii','-double','-tabs'); 
     
end 
  
clear all 
 
8.3.3 Combine figures of merit and calculate permittivity, inversion capacitance, 
and theoretical minimum inversion capacitance (MOS_Data_Save.m) 
% Choose Rs corrected CV curves and collate the figures of merit 
  
% Make sure getfileinfo.m in the same folder 
[filename,pathname,filterindex]=getfileinfo(''); 
  
WDm = sqrt((4*8.854e-14*11.68*0.026*log(3e15/1.45e10))... 
    /(1.6e-19*3e15)); % Maximum depletion layer width 
  
area = 0.0055; % cm^-2 
  
for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
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    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f %f %f ', 'Delimiter', '    '); 
    Cap = C{2}; 
    fourth = C{4}; % This is the extra data from the Rs corrected CV 
curve script 
     
    freq(j)=fourth(5); 
    Cox(j)=fourth(1); 
    nd(j)=fourth(2); 
    Vfb(j)=fourth(3); 
    Rs(j)=fourth(4); 
    hcdit(j)=fourth(6); 
    Qf(j) = fourth(7); 
     
    fclose(rfid); 
     
    % Manually insert oxide thickness here. Thickness in meters 
    tox(j) = 9.45e-9; 
    tSiOx = 0.5e-9; 
     
    nombre{j} = name; 
    samp = regexp(name,' ','split'); 
    asamp = samp{1}; 
    sampname{j} = samp{1}; 
    set = regexp(asamp,'-','split'); 
    nom = set{1}; 
     
    epeff(j) = (Cox(j).*((tox(j)+tSiOx)*100))/(area*8.854e-14); % 
effective relative permittivity including native oxide 
     
    Cmin(j) = (8.854e-14*11.68*8.854e-14*epeff(j))/... 
        ((WDm*8.854e-14*epeff(j))+(8.854e-14*11.68*100*tox(j))); 
     
    Cinv(j) = Cap(1)/area; % Area Normalized 
     
end 
  
% Make data columns instead of rows 
Qf = Qf'; 
freq = freq'; 
Cox = Cox'; 
nd = nd'; 
Vfb = Vfb'; 
Rs = Rs'; 
hcdit = hcdit'; 
tox = tox'; 
nombre = nombre'; 
Cinv = Cinv'; 
Cmin = Cmin'; 
epeff = epeff'; % effective relative permittivity including native 
oxide 
  
% This section calculates the mean and standard deviation of the 
different 
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% parameters and saves it at the end of each column. 
nombre{j+1} = 'Average'; 
nombre{j+2} = 'Standard Deviation'; 
sampname{j+1} = 'Average'; 
sampname{j+2} = 'Standard Deviation'; 
Qf(j+1) = mean(Qf(1:j)); 
Qf(j+2) = std(Qf(1:j)); 
freq(j+1) = mean(freq(1:j)); 
freq(j+2) = std(freq(1:j)); 
Cox(j+1) = mean(Cox(1:j)); 
Cox(j+2) = std(Cox(1:j)); 
nd(j+1) = mean(nd(1:j)); 
nd(j+2) = std(nd(1:j)); 
Vfb(j+1) = mean(Vfb(1:j)); 
Vfb(j+2) = std(Vfb(1:j)); 
Rs(j+1) = mean(Rs(1:j)); 
Rs(j+2) = std(Rs(1:j)); 
hcdit(j+1) = mean(hcdit(1:j)); 
hcdit(j+2) = std(hcdit(1:j)); 
tox(j+1) = mean(tox(1:j)); 
tox(j+2) = std(tox(1:j)); 
epeff(j+1) = mean(epeff(1:j)); 
epeff(j+2) = std(epeff(1:j)); 
Cinv(j+1) = mean(Cinv(1:j)); 
Cinv(j+2)  = std(Cinv(1:j)); 
Cmin(j+1) = mean(Cmin(1:j)); 
Cmin(j+2)  = std(Cmin(1:j)); 
  
% Put all the columns together and save 
finaldata = [freq,Cox,nd,Vfb,Rs,Qf,epeff,hcdit,tox,Cinv,Cmin]; 
nameparts = regexp(name,'-','split'); 
  
T = 
table(Qf,Vfb,Cox,epeff,tox,nd,freq,Rs,Cinv,Cmin,hcdit,'RowNames',nombre
); 
writetable(T,[nom,' MOSCap 
Data.txt'],'Delimiter','\t','WriteRowNames',true);  
T 
clear all 
 
8.3.4 Calculation of parameters from Mott-Schottky measurement 
(Mott_Schottky_Save.m) 
% Calculates the built-in voltage, barrier height, effective doping 
% density, and phase angle, and averages all these values together. The 
% values, average, and standard deviation are all saved in a text file. 
  
% Range that the fit is taken over 
Vstart = .6; 
Vfinish = .9; 
  
area = 0.0055; 
% Make sure getfileinfo.m is in the same folder 
[filename,pathname,filterindex]=getfileinfo(''); 
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for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f %f', 'Delimiter', '    '); 
    V = C{1}; 
    Cap = C{2}; 
    Cond = C{3}; 
     
    fclose(rfid); 
     
    % name in legend=part before the first space 
    nameparts = regexp(name,' ','split'); 
    nombre{j} = nameparts{1}; 
    fullname{j} = name; 
    set = regexp(nameparts{1},'-','split'); 
    nom = set{1}; 
         
    % Make sure the data goes from low to high 
    Capinv = 1./(Cap.^2); 
    Vst = find(V<Vstart,1,'Last'); 
    Vfin = find(V>Vfinish,1,'First'); 
    if V(Vfin) < V(Vst) 
        Vfit = V(Vfin:Vst); 
        Cfit = Capinv(Vfin:Vst); 
        Capfit = Cap(Vfin:Vst); 
        Condfit = Cond(Vfin:Vst); 
    else 
        Vfit = V(Vst:Vfin); 
        Cfit = Capinv(Vst:Vfin); 
        Capfit = Cap(Vst:Vfin); 
        Condfit = Cond(Vst:Vfin); 
    end 
     
    % Calculate the phase angle and save the average over the range 
    theta = atand((2*3.14159*1e5*Capfit)./Condfit); 
    phase(j) = mean(theta); 
     
    % Fit for a line in the range, calculating the x-axis intercept and 
    % slope, from which barrier height and dopant density are 
calculated 
    [linreg,gof] = fit(Vfit,Cfit,'poly1'); 
    fitval = coeffvalues(linreg); 
    intercept = fitval(2); 
    slope = fitval(1); 
    Rsq(j) = gof.rsquare; 
    vbi(j) = -intercept/slope; 
    Ndopant(j) = 2/(1.6e-19*11.68*area*area*abs(slope)*8.854e-14); 
     
    % Actual dopant density is used in calculation of barrier height, 
and 
    % the dopant type is determined based on the slope of the line 
    if slope>0 
        v0 = .026*log(1.83e19/2.14e15); 
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        phib(j) = -vbi(j)+v0-.026;     
    else 
        v0 = .026*log(2.82e19/3.6e15); 
        phib(j) = vbi(j)+v0-.026; 
    end 
     
end 
 
m = length(Rsq); 
fullname{m+1} = 'Average'; 
fullname{m+2} = 'Standard Deviation'; 
phib(m+1) = mean(phib(1:m)); 
phib(m+2) = std(phib(1:m)); 
vbi(m+1) = mean(vbi(1:m)); 
vbi(m+2) = std(vbi(1:m)); 
phase(m+1) = mean(phase(1:m)); 
phase(m+2) = std(phase(1:m)); 
Ndopant(m+1) = mean(Ndopant(1:m)); 
Ndopant(m+2) = std(Ndopant(1:m)); 
Rsq(m+1) = mean(Rsq(1:m)); 
Rsq(m+2) = std(Rsq(1:m)); 
 
% Make Data columns and save 
phib = phib'; 
vbi = vbi'; 
Ndopant = Ndopant'; 
fullname = fullname'; 
phase = phase'; 
Rsq = Rsq'; 
T = table(phib,vbi,Ndopant,phase,Rsq,'RowNames',fullname) 
writetable(T,[nom,' Mott Schottky Data.txt'] ... 
,'Delimiter','\t','WriteRowNames',true); 
  
clear all 
 
8.3.5 Dit calculation from a single high-frequency C-V curve via the Terman 
method (Terman_with_Data.m) 
% Script to plot a theoretical CV curve relative to the band-gap 
energy, 
% only works for n-Si right now 
  
% Specific Parameters 
Nd = 3e15; % cm^-3 
T = 300; % Kelvin 
Tdep = 300; % C 
epoxr = 6.09; % relative permittivity of oxide, dimmensionless 
toxm = 9.98e-09; % thickness of high-k oxide in meters 
toxn = 1e-9; % thickness of silicon native oxide in meters 
tox = (toxm+toxn)*100; % thickness of high-k + SiO2 in cm 
area = 0.0055; % cm^2 
  
% Make sure getfileinfo.m is in the same folder 
[filename,pathname,filterindex]=getfileinfo(''); 
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for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f %f %f', 'Delimiter', ' '); 
    V = C{1}; 
    Cap = C{2}; 
    Cond = C{3}; 
    fourth = C{4}; 
     
    fclose(rfid); 
     
    Capd = Cap/area; 
    freq(j)=fourth(5); 
    Cox(j)=fourth(1); 
    nd(j)=fourth(2); 
    Vfb(j)=fourth(3); 
    Rs(j)=fourth(4); 
    hcdit(j)=fourth(6); 
    Qf(j) = fourth(7); 
     
 % This section plots the measured data 
    hold all 
 plot(V,Cap/area,'DisplayName',name,'Marker','.','MarkerSize',12,.
.. 
'LineWidth',2.0); 
    ylabel('Capacitance (F/cm^2)','FontSize',18); 
    set(gca,'box','on','LineWidth',2,'FontSize',18); 
    pbaspect([1 1 1]); 
     
end 
 
% Constants 
k = 1.381e-23; % J/k 
q = 1.6e-19; % C or J/eV 
kT = k*T; % J 
kTq = kT/q; % eV 
beta = 1/kTq; % eV^-1 
ep0 = 8.854e-14; % F/cm 
epsi = ep0*11.68; % F/cm 
epox = ep0*epoxr; % F/cm 
ni = 1.45e10; % cm^-3 at 300K 
phis = [-.52:.01:.52]'; % eV 
mid = ceil(length(phis)/2); 
  
% Derived Parameters: calculate the theoretical high-frequency 
capacitance  
% assuming no trap states 
Cox = Cox(1)/area; % F/cm^2 
phib = kTq*log(Nd/ni); % eV 
psis = phis-phib; % eV 
lambda = sqrt((kTq*epsi)/(q*Nd)); % DeBye Length, cm 
Cfb = epsi/lambda; % F/cm^2 
Cfb = 1/((1/Cfb)+(1/Cox)); 
Csurf = sqrt((q*epsi*Nd)/(kTq*2))*... % F/cm^2 
    (abs(exp(psis*beta)-1)./sqrt(abs(exp(psis*beta))-(psis*beta)-1));  
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Csurf(mid) = (Csurf(mid-1)+Csurf(mid+1))/2; 
Cideal = 1./((1./Csurf) + (1/Cox)); 
psisCfb = find(Cideal>Cfb,1,'first'); 
psisMidGap = find(psis>-(phib-(3*kTq)),1,'first'); 
  
Vox = (tox/epox)*... 
    sqrt((q*epsi*Nd*kTq)/2)*... 
    sqrt(exp(phis*beta)-(phis*beta)-1); 
 
% This section plots the theoretical high-frequency C-V curve with 
respect to  
% surface potential on the same plot as the measured data and puts an 
“X” on  
% the point 3kT/q above midgap and on the flat-band voltage 
hold all 
plot(psis,Cideal,'Marker','.','MarkerSize',12,'LineWidth',2.0); 
plot(psis(psisCfb),Cideal(psisCfb),'Marker','x','MarkerSize',12,... 
    'LineWidth',2.0,'Color','k'); 
plot(psis(psisMidGap),Cideal(psisMidGap),'Marker','x','MarkerSize',12,.
.. 
    'LineWidth',2.0,'Color','k'); 
xlabel('\psi_s (eV) & V_{applied} (V)','FontSize',18); % 'Applied Bias 
(V)' 
ylabel('Capacitance (F/cm^2)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18); 
pbaspect([1 1 1]); 
 
% This section calculates & plots the bias voltage vs. surface 
potential 
maxdata = find(Capd<Cideal(length(Cideal)),1,'last'); 
mindata = find(Capd>Cideal(1),1,'first'); 
[~,bott] = min(Capd); 
if bott>mindata 
    mindata = bott; 
end 
Capdtrim = Capd(mindata:maxdata); 
Vtrim = V(mindata:maxdata); 
  
for n = 1:length(Capdtrim) 
   index1hi = find(Cideal>Capdtrim(n),1,'first'); 
   index2lo = index1hi-1; 
   psisV(n) = (((Capdtrim(n)-Cideal(index2lo))/(Cideal(index1hi)-
Cideal(index2lo)))... 
       *(psis(index1hi)-psis(index2lo)))+psis(index2lo); 
end 
psisV = psisV'; 
psisV = psisV; 
  
figure 
plot(Vtrim,psisV,'Marker','.','MarkerSize',12,'LineWidth',2.0); 
xlabel('V_{applied} (V)','FontSize',18); 
ylabel('\psi_s (eV)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18); 
pbaspect([1 1 1]); 
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% This section calculates the slope of the Vbias vs. surface potential 
plot,  
% from that slope calculates the Dit, and then plots the Dit vs. 
surface  
% potential 
slopefit = fit(Vtrim,psisV,'spline'); 
slope = abs(differentiate(slopefit,Vtrim)); 
Cit = Cox*((1./slope)-1)-Capdtrim; 
Dit = Cit/q; 
Dit = smooth(Dit); 
 
figure 
plot(psisV,Dit,'Marker','.','MarkerSize',12,'LineWidth',2.0... 
    ,'Displayname',[num2str(Tdep),'^oC']); 
xlabel('\psi_s (eV)','FontSize',18); 
ylabel('D_i_t (eV^-^1 cm^-^2)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18); 
pbaspect([1 1 1]); 
  
clear all 
 
8.3.6 Calculation of Dit from conductance-frequency curves 
(Conductance_Dit_tau_dist.m) 
% Choose CV curve data from .txt file saved by "HP4194A_GUI_v8_1.m" 
% The CV curve has to already be corrected for series resistance. 
  
% Make sure "surfacedist.m" and "getfileinfo.m" are in the same folder 
as  
% this script. 
[highsig,highGratio,lowsig,lowGratio,fsig,fda,esig,Esubp] = 
surfacedist(); 
  
% Choose ONE series resistance corrected CV curve data file 
[filename,pathname,filterindex]=getfileinfo('');  
for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f %f %f ', 'Delimiter', '    '); 
    fourth = C{4}; 
     
    Cox=fourth(1); 
    nd=fourth(2); 
    Vfb=fourth(3); 
    Rs=fourth(4); 
    cvfreq=fourth(5); 
    hcdit=fourth(6); 
    Nf=fourth(7); 
     
    fclose(rfid); 
     
end 
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area = 0.0055; 
  
% Choose the frequency scan data 
[filename,pathname,filterindex]=getfileinfo(''); 
  
for j=1:length(filename)     
    data = [char(pathname),char(filename(j))]; 
    [pathstr, name, ext] = fileparts(data); 
    rfid = fopen(data); 
    C = textscan(rfid,'%f %f %f %f', 'Delimiter', ' '); 
    freq = C{1}; 
    Cap = C{2}; 
    G = C{3}; 
     
    fclose(rfid); 
    clear rfid C 
     
    % This makes the script ignore part of the curve    
    onek = find(freq>=10000,1,'first'); 
    freq = freq(onek:length(freq)); 
    Cap = Cap(onek:length(Cap)); 
    G = G(onek:length(G)); 
     
    % This section calculates <Gp>/omega 
    w = freq*2*pi; 
    Cap = smooth(Cap); 
    G = smooth(G); 
     
    avgGw = (w.*(Cox.^2).*G)./(G.^2 + (w.^2).*(Cox-Cap).^2); 
     
    Gwmax = max(avgGw); 
    maxindex = find(avgGw == Gwmax); 
    wmax = w(maxindex); 
    fmax = freq(maxindex); 
     
    clear w G Coxide maxindex 
     
    % Assuming a distribution of trap states and time constants, 
accurate 
    % data requires knowing the halfway point found to determine n = 5 
or 1/5 
    % width of the peak by comparing the peak height and height of the 
curve 
    % that is 5 times or 1/5 times the frequency of the peak. Whether 
we use 
    % 5 or 1/5 depends whether the peak is in the top half or bottom 
half of 
    % the x-axis range. 
    half = 10^(((log10(max(freq)) - 
log10(min(freq)))/2)+log10(min(freq))); 
     
    if fmax < half 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%% 
%%%%  n = 5 
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        % compare maximum with a point further down the curve 
        freqn = fmax*5; 
        highn = find(freq>=freqn,1,'first'); 
        lown = find(freq<=freqn,1,'last'); 
        Gwn = (((freqn-freq(lown))/(freq(highn)-freq(lown)))... 
            *(avgGw(highn)-avgGw(lown)))+avgGw(lown); 
  
        Gwratio = Gwn/Gwmax; 
         
        % calculate the StDev of the surface potential 
        if Gwratio < min(highGratio) 
            sigma = 0; 
        elseif Gwratio > max(highGratio) 
            sigma = NaN; 
        elseif isempty(Gwratio) 
            sigma = NaN; 
        else 
            lowGwratio = find(highGratio<=Gwratio,1,'last'); 
            highGwratio = find(highGratio>=Gwratio,1,'first'); 
            sigma = (((Gwratio-... 
highGratio(lowGwratio))/(highGratio(highGwratio)- ... 
highGratio(lowGwratio)))*(highsig(highGwratio)- ... 
highsig(lowGwratio)))+highsig(lowGwratio); 
            sigma = abs(sigma); 
        end 
         
    else 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%% 
%%%%  n = 1/5 
         
        % compare maximum with a point further down the curve 
        freqn = fmax/5; 
        highn = find(freq>=freqn,1,'first'); 
        lown = find(freq<=freqn,1,'last'); 
        Gwn = (((freqn-freq(lown))/(freq(highn)-freq(lown)))* ...  
(avgGw(highn)-avgGw(lown)))+avgGw(lown); 
  
        Gwratio = Gwn/Gwmax; 
  
        % calculate the StDev of the surface potential 
        if Gwratio < min(lowGratio) 
            sigma = 0; 
        elseif Gwratio > max(lowGratio) 
            sigma = NaN; 
        elseif isempty(Gwratio) 
            sigma = NaN; 
        else 
            lowGwratio = find(lowGratio<=Gwratio,1,'last'); 
            highGwratio = find(lowGratio>=Gwratio,1,'first'); 
            sigma = (((Gwratio-... 
lowGratio(lowGwratio))/(lowGratio(highGwratio)- ... 
lowGratio(lowGwratio)))*(lowsig(highGwratio)- ... 
lowsig(lowGwratio)))+lowsig(lowGwratio); 
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            sigma = abs(sigma); 
        end 
     
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%% 
    end 
%     clear freqn fmax highn lown Gwn Gwratio lowGwratio highGwratio 
freq avgGw 
    if isnan(sigma) 
        Ditm(j) = NaN; 
        taum(j) = NaN; 
    else 
        % Calculate Dit and tau based on maximum point and sigma 
        highsigma = find(fsig>sigma,1,'first'); 
        lowsigma = find(fsig<=sigma,1,'last'); 
        fd = (((sigma-fsig(lowsigma))/(fsig(highsigma)- ... 
fsig(lowsigma)))*(fda(lowsigma)-
fda(highsigma)))+fda(highsigma); 
        Dit = (Gwmax)/(fd*area*1.6e-19); 
        Dits = num2str(Dit,'%10.3e\n'); 
  
        highesigma = find(esig>sigma,1,'first'); 
        lowesigma = find(esig<=sigma,1,'last'); 
        e = (((sigma-esig(lowesigma))/(esig(highesigma)- ... 
esig(lowesigma)))*(Esubp(lowesigma)- ... 
Esubp(highesigma)))+Esubp(highesigma); 
        tau = e/wmax; 
        taus = num2str(tau,'%10.2e\n'); 
  
        datastring = ['Dit=',Dits,' ev^-1 cm^-2, & tau=',taus,' s for 
',... 
name,'.']; 
%         display(datastring); 
        Ditm(j) = Dit; 
        taum(j) = tau; 
         
    end 
    % Make sure measurement bias is after the first space 
    nameparts = regexp(name,' ','split'); 
    vbias = str2double(nameparts(2)); 
    title = [nameparts{1},' ',nameparts{2}]; 
 
    % Add in Vfb, Hill-Coleman Dit, Nf, and Cox for reference 
    % Save the conductance-frequency data along with some of the 
extracted  
    % figures of merit 
    extra(1) = Dit; 
    extra(2) = tau; 
    extra(3) = Nf; 
    extra(4) = Cox; 
    extra(5:length(freq)) = NaN; 
    extra = extra'; 
    GwData = [freq,avgGw,Cap,extra]; 
    fullname = [name,' Gw.txt']; 
    save(fullname,'GwData','-ascii','-double','-tabs'); 
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    Vm(j) = vbias; 
     
    clear highsigma lowsigma fd Dit extra Dits highesigma lowesigma e 
tau taus datastring sigma wmax ans Gwmax Cap 
end 
  
% Band gap calculation assuming the input Gw data is from Emidgap+3kT 
to Efb 
s = (.88-.638)/(j-1); 
E = [.638:s:.88]; 
E = E'; 
  
% Add in Vfb, Hill-Coleman Dit, Nf, and Cox for reference 
extra(1) = Vfb(1); 
extra(2) = hcdit(1); 
extra(3) = Nf; 
extra(4) = Cox; 
extra(5:length(Ditm)) = NaN; 
  
% Save columns for gate bias, band gap energy, Dit, Tau, and Vfb/HCDit 
fullname = [nameparts{1},' Gw Dit.txt']; 
Ditm = Ditm'; 
taum = taum'; 
Vm = Vm'; 
extra = extra'; 
DitData = [Vm,E,Ditm,taum,extra]; 
save(fullname,'DitData','-ascii','-double','-tabs'); 
  
clear all 
 
8.3.7 Calculate Dit from high-frequency and quasistatic C-V curves 
% Make sure getfileinfo.m in the same folder 
  
% Select Rs corrected High Frequency Data in this part 
[filename,pathname,filterindex]=getfileinfo('');  
data = [char(pathname),char(filename)]; 
[pathstr, hname, ext] = fileparts(data); 
rfid = fopen(data); 
C = textscan(rfid,'%f %f %f %f ', 'Delimiter', '    '); 
Vh = C{1}; 
Caph = C{2}; 
Cond = C{3}; 
fourth = C{4}; 
  
freq=fourth(5); 
Coxh=fourth(1); 
nd=fourth(2); 
Vfbh=fourth(3); 
Rs=fourth(4); 
hcdit=fourth(6); 
qf=fourth (7); 
  
fclose(rfid); 
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% Select Quasistatic data here 
[filename,pathname,filterindex]=getfileinfo(''); 
data = [char(pathname),char(filename)]; 
[pathstr, lname, ext] = fileparts(data); 
rfid = fopen(data); 
C = textscan(rfid,'%f %f %f', 'Delimiter', '    '); 
Vl = C{1}; 
Capl = C{2}; 
qt = C{3}; 
  
fclose(rfid); 
  
area = 0.0055; 
% Smooth and area normalize 
Cal = Capl/area; 
Cah = Caph/area; 
Coxl = Capl(length(Capl)); 
Caoxl = Coxl/area; 
Caoxh = Coxh/area; 
  
% Constants required for calculation 
q = 1.6e-19; % electron charge 
ep = 11.68*8.854e-14; % silicon permittivity 
kt = .026; % kT/q at room temperature 
ni = 1.45e10; % Intrinsic doping density 
 
% Vfb calculation 
Cfbp = (ep)*sqrt((q*2.5e15)/(kt*ep)); % flat band capacitance 
Cfb = ((1/Cfbp)+(1/Caoxl))^-1; % oxide normalized flat band capacitance 
low = find(Cal < Cfb,1,'last'); % for linear interpolation 
high = low+1; % for linear interpolation 
Vfb = (((Cfb-Cal(low))/(Cal(high)-Cal(low)))*(Vl(high)-
Vl(low)))+Vl(low); % flat band voltage 
 
% This is the normalized capacitance used in the Berglund integral 
CCox = Capl/Coxl; 
ef = .56 + kt*log(2.5e15/ni); 
  
% the actual berglund integral and surface potential calculation 
berg = 1-CCox; 
sberg = fit(Vl,berg,'spline'); 
psis = integrate(sberg,Vl,Vfb); 
phis = ef + psis; 
  
% High-Low Dit calculation. 
deltaCap = Capl-Caph; 
Dit = (1/area)*(deltaCap/q).*... 
    ((1-((Caph+deltaCap)/Coxl)).^-1).*((1-(Caph/Coxl)).^-1); 
  
hold all 
  
% Plot of the high and low frequency data 
plot(Vl,Capl,'DisplayName',lname,'Marker','.','MarkerSize',15,'LineWidt
h',2); 
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plot(Vh,Caph,'DisplayName',hname,'Marker','.','MarkerSize',15,'LineWidt
h',2); 
xlabel('Applied Bias (V)','FontSize',18); 
ylabel('Capacitance (F)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18); 
  
figure 
  
% Plot of E vs. Vg relationship 
plot(Vl,phis,'Marker','.','MarkerSize',15,'LineWidth',2.0); 
xlabel('Gate Bias (V)','FontSize',18); 
ylabel('E-E_V (eV)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18); 
  
figure 
  
% Plot of E vs. Dit 
plot(phis,Dit,'Marker','.','MarkerSize',15,'LineWidth',2.0); 
xlabel('Band Gap Energy (eV)','FontSize',18); 
ylabel('D_i_t (eV^-^1 cm^-^2)','FontSize',18); 
set(gca,'box','on','LineWidth',2,'FontSize',18,'YScale','log'); 
  
clear all 
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